# A Three-Phase Three-Level Isolated DC-AC Converter with Line Frequency Unfolding 

Anirban Pal, Student Member, IEEE, Kaushik Basu, Senior Member, IEEE


#### Abstract

A three-level three phase single-stage high frequency link (HFL) DC-AC converter is reported in this paper for grid integration of photovoltaic sources. The proposed topology employs two three-level neutral point clamp (NPC) half-bridge legs on the DC side. The advantages of using three-level legs over conventional two level are- (a) the three-level legs can be implemented with the devices with lower blocking voltage which are economical, (b) the low voltage blocking devices have lower on-state drop and lower turn ON-OFF energy losses compared to high voltage blocking devices used in a two level leg. These help to improve the converter efficiency. The sinusoidal pulse width modulation is implemented with the three-level NPC legs. The modulation strategy ensures reduced neutral current drawn by the NPC legs. The inner switches of the NPC legs are zero voltage switched (ZVS). The turn ON transitions of the outer switches are with zero current (ZCS). The proposed solution employs two high frequency transformers to provide galvanic isolation which results in compact, low cost isolated converter solution. The intermediate DC link is pulsating and does not require any filtering. A low frequency unfolder is employed to generate line frequency AC from pulsating DC . The switching loss of the unfolder is negligible. The proposed topology can support stand-alone load upto $\pm 0.866$ PF. The converter operation is verified on a 2 kW hardware prototype.


Index Terms-Three-level NPC inverter, phase shift modulation, DC-AC converter, high frequency link, single-stage, zero voltage switching (ZVS), zero-current switching (ZCS), line frequency unfolding

## I. Introduction

THE pulse width modulated (PWM) single-stage high frequency link (HFL) DC-3 AC converters are gaining attention for applications like grid integration of renewable energy sources [1], [2], energy storage system [3], electric or hybrid electric vehicle [4] etc. The single-stage converters do not use interstage bulky DC capacitors which are unreliable. To provide galvanic isolation high frequency transformers (HFT) are used which results in high power density, economical converter solution. In literature the PWM single-stage HFL DC- $3 \phi$ AC converters are classified into two major categories-cyclo-converter type (CHFL) [5]-[7] and rectifier type (RHFL) [8], [9]. In CHFL topology, H-bridge is used to generate high frequency (HF) AC from input DC. The HF AC is fed to HFT. A cyclo-converter is employed in the secondary of the HFT to generate line frequency AC from the HF AC. In a RHFL topology, the cyclo-converter of the CHFL is replaced with an active rectifier followed by a voltage source inverter

[^0](VSI). The DC link between the rectifier and inverter stage is pulsating.


Fig. 1: A unidirectional single-stage RHFL inverter
In applications like grid integration of renewables or fuel cells, where the active power flow is mostly from input DC to AC, the unidirectional PWM RHFL DC-3 $\phi$ AC topologies [10]-[15] are becoming popular. In an unidirectional RHFL topology the rectifier stage is implemented with diode bridge rectifier (DBR) instead of active switches (see Fig. 1) thus reduces active component count and additional driving circuitry. As seen in Fig. 1, these converters have three parts- DC side converter (DSC), AC side converter (ASC) and high frequency transformer (HFT). Though unidirectional, but these converters might need to support $\pm 0.9 / 0.95 \mathrm{PF}$ operation at the grid end as per grid requirements [16]. The converter proposed in [10]-[13] support operation upto $\pm 0.866$ PF. These converters employ a hybrid modulation strategy where the ASC inverter is high frequency switched for one third of the line cycle (partial unfolding). The unidirectional topologies presented in [14], [15], though achieves complete line frequency unfolding of the ASC, they can only support UPF operation. Additional shunt compensator is needed to support the reactive power demand at the grid end.
The unidirectional RHFL topologies discussed so-far employ two level structure on the DSC to generate high frequency AC from input DC. The three-level NPC converters are considered as an alternative to the standard two-level VSIs in low voltage applications [17], [18] because of increased efficiency at higher switching frequencies along with improved output harmonic spectrum and reduced EMI. With same input DC voltage, the three-level legs can be implemented with lower blocking voltage devices which are economical. The low blocking voltage devices have lower on-state drop and lower turn ON-OFF energy losses compared to high voltage blocking devices used in a two level leg [17] hence the improvement in the efficiency. The idea can be extended to isolated DC-DC and DC-AC converter topologies. A threelevel ZVS PWM DC-DC converter was first introduced in [19], where the input two level H -bridge of a PSFB (phase shifted full bridge) converter is replaced with a three-level NPC leg. A passive auxiliary circuit is proposed in [20], which resets the primary circulating current in zero state hence improves


Fig. 2: Configuration of the proposed inverter
the efficiency. For high power application, three phase, threelevel DC-DC converters are proposed in [21], [22]. Like a PSFB, the ZVS of a three-level DC-DC converter is also load dependent and at light load the converter is hard switched. Even hard switched, the light-load efficiency of a three level DC-DC converter is higher than a similarly rated two level counterpart as the blocking voltage of the devices are half and have better switching characteristics [23], [24]. In [25], a unidirectional RHFL inverter topology is reported where the DSC has three, three-level NPC legs. But the converter can only support UPF operation.

In this paper, a three-level three phase single stage high frequency link DC-AC converter is proposed (see Fig. 2). The proposed solution is unique w.r.t the above discussed topologies because it has all the following features together. i) On the DSC, the converter has two three level NPC half-bridge legs to generate high frequency AC from the input DC. ii) The ASC achieves line frequency unfolding. iii) The proposed topology can supply stand-alone load upto $\pm 0.866$ power factor. Additionally, the converter has following key features. (a) Sinusoidal pulse width modulation (PWM) is implemented with the DC side three-level legs. But the modulation strategy and the switching scheme of the NPC legs are completely different from the conventional PWM strategy applied to a $3 \phi$, three level NPC inverter which results in generation of line frequency AC from input DC. The proposed strategy generates PWM high frequency AC across the transformer primaries using the two three level, NPC legs. (b) Suggested modulation strategy ensures reduced neutral current drawn by the threelevel legs. (c) The inner switches of the three-level legs are zero voltage switched (ZVS) over complete line cycle. (d) Zero current turn ON (ZCS) of the outer switches are ensured. (e) Interstage DC link is pulsating and does not employ filter capacitor. (f) Low frequency switching results in negligible switching loss of the unfolder. (g) The high frequency galvanic isolation provides high power density, economical converter solution.

The paper is organized as follows. The modulation strategy of the converter is discussed in section II. In section III the detailed switching process of the three level legs are described. Experimental validation of the converter operation is presented in section IV.

## II. Converter Modulation Technique

As shown in Fig. 2, the proposed DC-AC converter employs two three-level neutral point clamp ( $3 L$-NPC) half-bridge legs on the DC side. Two high frequency transformers (HFT), each with a turns ratio $1: n$, provide the galvanic isolation. The primary windings of the HFTs are connected between the poles of the NPC half-bridge legs and the neutral point, $N$ as seen in Fig. 2. The neutral point, $N$, is obtained by connecting two capacitors $(C)$ in series across the input DC bus $\left(V_{d c}\right)$. The secondary output of each HFT is fed to a full bridge rectifier. The output ports of the two rectifiers are connected in series to obtain a three-level DC link. The proposed topology does not employ DC link filter capacitors and hence the three-level DC link is pulsating. To obtain three phase line frequency AC from the pulsating DC link, an unfolder with six two-quadrant and three four-quadrant switches, is employed. The three phase output of the converter is connected to a balanced three phase source through line filters $\left(L_{f}\right)$.


Fig. 3: Modulating strategy of the proposed converter
To generate the balanced three phase line frequency average pole voltages (Fig. 3), $\bar{v}_{a b}=\sqrt{3} V_{p k} \sin \left(\omega_{o} t=\theta\right), \bar{v}_{b c}=$ $\sqrt{3} V_{p k} \sin \left(\theta-\frac{2 \pi}{3}\right)$ and $\bar{v}_{c a}=\sqrt{3} V_{p k} \sin \left(\theta+\frac{2 \pi}{3}\right)$ with angular frequency $\omega_{o}=2 \pi f_{o}$, the unfolder is switched six times over a line cycle. The switching states of the unfolder is given in Table I. The unfolder poles $(a, b, c)$ can be connected
to the node $x$ through the switches $S_{(a, b, c) x}$, node $y$ through the switches $S_{(a, b, c) y}$ and node $z$ through the switches $S_{(a, b, c) z}$ respectively. Unfolder switching state $[y z x]$ indicates that the pole $a$ is connected to node $y$ through $S_{a y}$, the pole $b$ is connected to node $z$ through $S_{b z}$ and the pole $c$ is connected to node $x$ through $S_{c x}$. Similarly the other states are also defined. Following the switching states, the unfolder two quadrant switches are switched at line frequency whereas the four quadrant switches are switched at twice of the line frequency hence incurring negligible switching loss.

TABLE I: Unfolder switching states

| $\theta$ | $\left[0, \frac{\pi}{3}\right]$ | $\left[\frac{\pi}{3}, \frac{2 \pi}{3}\right]$ | $\left[\frac{2 \pi}{3}, \pi\right]$ | $\left[\pi, \frac{4 \pi}{3}\right]$ | $\left[\frac{4 \pi}{3}, \frac{5 \pi}{3}\right]$ | $\left[\frac{5 \pi}{3}, 2 \pi\right]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| State | $[y z x]$ | $[x z y]$ | $[x y z]$ | $[y x z]$ | $[z x y]$ | $[z y x]$ |

From the switching states of the unfolder, the rectifier average output voltages ( $\bar{v}_{x y}$ and $\bar{v}_{y z}$ ) and currents $i_{x}, i_{z}$ are obtained and are given in Table II. $i_{a, b, c}$ are the sinusoidal line currents with negligible ripple, supplied to the load. For example, when the switching state is $[y z x]$, the unfolder

TABLE II: Rectifier output voltages and currents

| Unfolder State | $[y z x]$ | $[x z y]$ | $[x y z]$ | $[y x z]$ | $[z x y]$ | $[z y x]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{v}_{x y}$ | $\bar{v}_{c a}$ | $-\bar{v}_{c a}$ | $\bar{v}_{a b}$ | $-\bar{v}_{a b}$ | $\bar{v}_{b c}$ | $-\bar{v}_{b c}$ |
| $\bar{v}_{y z}$ | $\bar{v}_{a b}$ | $-\bar{v}_{b c}$ | $\bar{v}_{b c}$ | $-\bar{v}_{c a}$ | $\bar{v}_{c a}$ | $-\bar{v}_{a b}$ |
| $i_{x}$ | $i_{c}$ | $i_{a}$ | $i_{a}$ | $i_{b}$ | $i_{b}$ | $i_{c}$ |
| $i_{z}$ | $-i_{b}$ | $-i_{b}$ | $-i_{c}$ | $-i_{c}$ | $-i_{a}$ | $-i_{a}$ |

switches $S_{a y}, S_{b z}$ and $S_{c x}$ are ON. Hence, the rectifier output port $x y$ is connected across the pole terminals $c a$ and $y z$ is connected across $a b$. Thus $\bar{v}_{x y}=\bar{v}_{c a}, \bar{v}_{y z}=\bar{v}_{a b}$ and the rectifier output currents $i_{x}=i_{c}$ and $i_{z}=-i_{b}$. To generate the average output rectifier voltages as given in Table II, the modulation signals of the DC side $3 L$-NPC legs, $m_{x y}=\frac{\bar{v}_{x y}}{n\left(V_{d c} / 2\right)}$ and $m_{y z}=\frac{\bar{v}_{y z}}{n\left(V_{d c} / 2\right)}$ are shown in Fig. 3. $M$ is defined as $M=\frac{3 V_{p k}}{n V_{d c}}$ and $M \in[0,1]$.


Fig. 4: Modulation of DC side three-level legs
The $3 L$-NPC legs are high frequency switched to generate the sinusoidal pulse width modulated high frequency AC across the transformer primaries. The modulation strategy is shown in Fig. 4. A signal $F$ with period $T_{s}$ and $50 \%$ duty ratio is considered over which the transformer flux is balanced. $F$ is assigned to be the gating signals of $S_{A 1}^{\prime}\left(G_{S_{A 1}^{\prime}}\right)$ and $S_{B 2}^{\prime}\left(G_{S_{B 2}^{\prime}}\right) . S_{A 2}^{\prime}$ is switched complementary with $S_{A 1}^{\prime}$. Similarly, $S_{B 1}^{\prime}$ is complementary switched with $S_{B 2}^{\prime}$. The outer switches of the legs, $\left(S_{A 1}-S_{A 2}\right)$ and $\left(S_{B 1}-S_{B 2}\right)$, are also complementary switched. A unipolar saw-tooth carrier,
$C$, with period $\frac{T_{s}}{2}$ is considered which is aligned with $F$. The modulation signals $m_{x y}$ and $m_{y z}$ are compared with $C$ to obtained the gating signals of $S_{A 2}$ and $S_{B 1}$ respectively. The gating pulses of $S_{A 2}$ and $S_{B 1}$ are also square wave with period $T_{s}$ and $50 \%$ duty ratio. But these signals are phase shifted by $\frac{m_{x y} T_{s}}{2}$ and $\frac{m_{y z} T_{s}}{2}$ w.r.t $G_{S_{A 1}^{\prime}}$ and $G_{S_{B 2}^{\prime}}$ respectively. The modulation strategy applies high frequency AC (HFAC)


Fig. 5: Neutral and DC link capacitor currents of the DC side three-level NPC inverter
voltages, $v_{A N}$ and $v_{B N}$, across the transformer primaries with voltage levels $\pm \frac{V_{d c}}{2}$ and 0 and pulse widths $\frac{m_{x y} T_{s}}{2}$ and $\frac{m_{y z} T_{s}}{2}$ respectively as seen in Fig. 4. In the secondary of the HFTs, the rectifiers rectify the HFAC inputs. The output of the rectifiers, $v_{x y}$ and $v_{y z}$ are pulsating DC with voltage levels $+\frac{n V_{d c}}{2}$ and 0 .

The above switching scheme ensures reduced neutral current, $i_{N}$, drawn by the $3 L$-NPC legs. The scheme helps to reduce the RMS current of the DC link capacitors. Fig. 5 shows the applied primary voltages, primary currents and the neutral link current, $i_{N}$ over a switching cycle. The polarities of the applied voltages across the transformer primaries in a half switching cycle are opposite. Hence the transformer winding currents, $i_{A}$ and $i_{B}$, also have opposite polarities. In Fig. 5, the waveforms are shown at a switching instant when $m_{x y}>m_{y z}$. $i_{A}$ and $i_{B}$ have magnitudes of $n I_{x}$ and $n I_{z}$ respectively. $I_{x}$ and $I_{z}$ are the magnitudes of rectifier output current $i_{x}$ and $i_{z}$ respectively and are considered as constant over a switching cycle. For UPF operation, in the switching state $[y z x]\left(\theta \in 0, \frac{\pi}{3}\right), i_{x}=I_{p k} \cos \theta$ and $i_{y}=I_{p k} \sin \left(\theta+\frac{\pi}{6}\right)$ (see Fig. 3). As seen in Fig. 5, during $0<t<\frac{m_{y z} T_{s}}{2}$, $i_{N}=i_{A}+i_{B}=n\left(I_{x}-I_{y}\right)$. During $\frac{m_{y z} T_{s}}{2}<t<\frac{m_{x y}^{2} T_{s}}{2}$, transformer terminals $B N$ are shorted through leg B diode $D_{B}^{\prime}$ and switch $S_{B 2}^{\prime}$ and hence $i_{N}=i_{A}=n I_{x}$. During $\frac{m_{x y} T_{s}}{2}<t<\frac{T_{s}}{2}$, both the transformer primary terminals are shorted through one diode and switch pair. Hence, $i_{N}=0$. Similarly $i_{N}$ can be derived in other half of the switching cycle. The waveform of $i_{N}$ has symmetry over $\frac{\pi}{6}$. The RMS of neutral current $i_{N, R M S}$ at UPF operation of the converter
is given in (1).

$$
\begin{align*}
i_{N, R M S} & =\sqrt{\frac{6}{\pi} \int_{0}^{\frac{\pi}{6}}\left[n^{2}\left(i_{x}-i_{z}\right)^{2} m_{y z}+\left(n i_{x}\right)^{2}\left(m_{x y}-m_{y z}\right)\right] d \theta} \\
& =0.709 \sqrt{M} n I_{p k} \tag{1}
\end{align*}
$$

In the switching state $[y z x], m_{x y}=1.15 M \cos \left(\theta+\frac{\pi}{6}\right)$ and $m_{y z}=1.15 M \sin \theta$ (see Fig. 3).

Similarly, the DC link capacitor RMS currents at UPF operation is given as-

$$
\begin{equation*}
i_{l_{T}, R M S}=i_{l_{B}, R M S}=n I_{p k} \sqrt{(0.458-0.243 M) M} \tag{2}
\end{equation*}
$$

Though the proposed topology has diode rectifiers in the secondary and does not employ any DC link capacitor after the rectifier stage, it can support upto $30^{\circ}$ leading and lagging power factor stand alone load. The rectifier output currents $i_{x}$ and $i_{z}$ are positive instantaneously. Following Table II and Fig. 3 in state $[x z y]$, it can be seen that $i_{x}\left(=i_{a}\right)$ becomes negative when $i_{a}$ lags more than $30^{\circ}$. Similarly $i_{z}\left(=-i_{b}\right)$ becomes negative when $i_{b}$ leads more than $30^{\circ}$. The negative link currents cannot be supported by the rectifiers and hence the converter operation is power factor restricted.

## III. Operation of $3 L$-NPC LEGS

Though high frequency switched, the $3 L$-NPC legs are softswitched without additional auxiliary circuits. The operation of the $3 L$-NPC legs are analysed in details over a switching cycle $\left(T_{s}\right)$ for UPF operation of the converter. The operation of both the legs are independent but similar hence only leg $A$ is considered for further discussion. The operation is described when the unfolder is in state $[y z x]$. Similar strategy is followed in other states. In state $[y z x]$, the rectifier output current $i_{x}=i_{c}$ (Fig. 3). As the line currents ( $i_{a, b, c}$ ) are properly filtered and slowly varying, $i_{x}$ can be considered as constant current sink over $T_{s}$. Hence after the rectifier stage, the unfolder can be modelled as current sinks. The converter operation is analysed considering the $3 L$-NPC leg device $\left(C_{s}\right)$ and diode $\left(C_{d}\right)$ capacitances and the transformer leakage inductance (seen from primary) $L_{l k}$. Simplified circuit associated with leg $A$ operation is shown in Fig. 7. The key switching transition waveforms are shown in Fig. 6.

## A. Mode 1 ( $t_{0}<t<t_{1}$, Fig. 7)

Top two switches, $S_{A 1}$ and $S_{A 1}^{\prime}$, of the $3 L$-NPC leg A are conducting which apply $\frac{V_{d c}}{2}$ across the transformer primary terminals $A N$. In the secondary the diodes $D_{1}$ and $D_{4}$ are conducting. The circuit is transferring active power from input to the load. The equivalent circuit is shown in Fig. 7. The primary current is $i_{A}=n I_{x}$. The diode $D_{A}$ and bottom two switches $S_{A_{2}}^{\prime}$ and $S_{A 2}$ are blocking $\frac{V_{d c}}{2}$ (see Fig. 6).

## B. Mode 2 ( $t_{1}<t<t_{2}$, Fig. 8)

This mode begins at $t_{1}$ when $S_{A 1}$ is turned OFF. The voltage across $S_{A 1}$ rises slowly due to device capacitance $C_{s}$. This helps to reduce turn OFF loss of $S_{A 1} . i_{A}$ charges the


Fig. 6: Important switching waveforms over $T_{s}$


Fig. 7: Mode 1- circuit diagram and equivalent circuit
device and diode capacitances of $S_{A 1}$ and $D_{A}^{\prime}$ respectively. The capacitances of $D_{A}, S_{A 2}^{\prime}$ and $S_{A 2}$ are being discharged. The equivalent circuit is shown in Fig. 8. The circuit equations are given in (3).

$$
\begin{align*}
& v_{S_{A 1}}+v_{D_{A}}=\frac{V_{d c}}{2} \\
& v_{S_{A 1}}+v_{S_{A 2}^{\prime}}+v_{S_{A 2}}=V_{d c} \\
& v_{S_{A 2}}+v_{D_{A}^{\prime}}=\frac{V_{d c}}{2}  \tag{3}\\
& C_{s} \frac{d v_{S_{A 1}}}{d t}=C_{d} \frac{d v_{D_{A}}}{d t}+C_{s} \frac{d v_{S_{A 2}}^{\prime}}{d t}+n I_{x} \\
& C_{s} \frac{d v_{S_{A 2}^{\prime}}^{\prime}}{d t}+C_{d} \frac{d v_{D_{A}^{\prime}}}{d t}=C_{s} \frac{d v_{S_{A 2}}}{d t}
\end{align*}
$$

Solving (3), the voltage dynamics across the devices are given in (4).

$$
\begin{align*}
& v_{S_{A 1}}(t)=\left(\frac{2 C_{s}+C_{d}}{C_{s}+C_{d}}\right) \frac{n I_{x}\left(t-t_{1}\right)}{3 C_{s}+C_{d}} \\
& v_{S_{A 2}^{\prime}}(t)=\frac{V_{d c}}{2}-\frac{n I_{x}\left(t-t_{1}\right)}{3 C_{s}+C_{d}}  \tag{4}\\
& v_{S_{A 2}}(t)=\frac{V_{d c}}{2}-\left(\frac{C_{s}}{C_{s}+C_{d}}\right) \frac{n I_{x}\left(t-t_{1}\right)}{3 C_{s}+C_{d}}
\end{align*}
$$

At $t_{2}, v_{S_{A 1}}=\frac{V_{d c}}{2}$. The voltage across $D_{A}$ is zero and is forward biased. The interval $\left(t_{2}-t_{1}\right)$ is given in (5). At $t_{2}$ the blocking voltages across $S_{A 2}^{\prime}$ and $S_{A 2}$ are given in (5). Where $K=\frac{C_{s}+C_{d}}{2 C_{s}+C_{d}}$. If $C_{s} \gg C_{d}, K=0.5$.

$$
\begin{align*}
\left(t_{2}-t_{1}\right) & =\frac{V_{d c}}{2}\left(\frac{C_{s}+C_{d}}{2 C_{s}+C_{d}}\right) \frac{3 C_{s}+C_{d}}{n I_{x}} \\
v_{S_{A 2}^{\prime}}^{\prime}\left(t_{2}\right) & =\frac{(1-K) V_{d c}}{2}  \tag{5}\\
v_{S_{A 2}}\left(t_{2}\right) & =\frac{K V_{d c}}{2}
\end{align*}
$$



Fig. 8: Mode 2- circuit diagram and equivalent circuit
C. Mode $3\left(t_{2}<t<t_{4}\right)$


Fig. 9: Mode 3a- circuit diagram and equivalent circuit

1) Mode-3a ( $t_{2}<t<t_{3}$, Fig. 9): $D_{A}$ and $S_{A 1}^{\prime}$ are conducting. The transformer primary terminals $A, N$ are shorted. In this mode, the load current free-wheels through the circuit and no active power is transferred from source to load. The mode is termed as zero state. Equivalent circuit is shown in Fig. 9. $S_{A 2}$ blocks $\frac{K V_{d c}}{2}$. The blocking voltage of $S_{A 2}^{\prime}$ and $D_{A}^{\prime}$ is $\frac{(1-K) V_{d c}}{2}$. Currents through these devices and the diode are zero.


Fig. 10: Mode 3b- circuit diagram and equivalent circuit
2) Mode-3b ( $t_{3}<t<t_{4}$, Fig. 10): At $t_{3}, S_{A 2}$ is turned ON. As $S_{A 2}$ does not conduct current before and just after the switching transition, the turn ON of $S_{A 2}$ is a zero current transition (ZCS). The device parasitic capacitance $C_{s}$ discharges through the channel of $S_{A 2}$. As the blocking voltage was $\frac{K V_{d c}}{2}$ where $K<1$ and $C_{s}$ is only the parasitic capacitance with small value, the loss due to capacitive discharge is negligible. After $t_{3}$, the blocking voltage of $S_{A 2}^{\prime}$ and $D_{A}^{\prime}$ is $\frac{V_{d c}}{2}$. The circuit continues to be in zero state with conducting $D_{A}, S_{A 1}^{\prime}$ and the secondary diodes $D_{1}, D_{4}$.

## D. Mode $4\left(t_{4}<t<t_{5}\right.$, Fig. 11)

At $t_{4}, S_{A 1}^{\prime}$ is turned OFF. The voltage across $S_{A 1}^{\prime}$ changes slowly due to device capacitance $C_{s}$ which reduces the turn OFF loss of $S_{A 1}^{\prime}$. The pole current $i_{A}$ starts charging the


Fig. 11: Mode 4- circuit diagram and equivalent circuit
capacitance across $S_{A 1}^{\prime}$ and discharging the capacitance across $S_{A 2}^{\prime}$. Appeared voltage polarity across the transformer primary, $A N$ is negative which forward bias the rectifier diodes $D_{2}, D_{3}$.

Hence the transformer secondary is shorted through the rectifier bridge. The equivalent circuit is shown in Fig. 11. The circuit equations are given in (6).

$$
\begin{align*}
& v_{S_{A 1}^{\prime}}+v_{S_{A 2}^{\prime}}=\frac{V_{d c}}{2} \\
& v_{S_{A 1}^{\prime}}+L_{l k} \frac{d i_{A}}{d t}=0  \tag{6}\\
& C_{s}\left(d v_{S_{A 1}^{\prime}} / d t-d v_{S_{A 2}^{\prime}} / d t\right)=i_{A}
\end{align*}
$$

(6) is solved with initial conditions $v_{S_{A 1}^{\prime}}\left(t_{4}\right)=0, v_{S_{A 2}^{\prime}}\left(t_{4}\right)=$ $\frac{V_{d c}}{2}$ and $i_{A}\left(t_{4}\right)=n I_{x}$. The voltage across $v_{S_{A 1}^{\prime}}$ and the current $i_{A}$ are given in (7).

$$
\begin{align*}
v_{S_{A 1}^{\prime}}(t) & =n \omega_{r} L_{l k} I_{x} \sin \omega_{r}\left(t-t_{4}\right) \\
i_{A}(t) & =n I_{x} \cos \omega_{r}\left(t-t_{4}\right) \tag{7}
\end{align*}
$$

Where $\omega_{r}=\frac{1}{\sqrt{2 L_{l k} C_{s}}}$. At $t_{5}$ this mode ends when $v_{S_{A 1}^{\prime}}=$
$V_{d c} / 2$ and $v_{S_{A 2}^{\prime}}=0$. To complete the charge-discharge of $C_{s}$ across $S_{A 1, A 2}^{\prime}$, the condition is given in (8). The duration $\left(t_{5}-t_{4}\right)$ is given in (8)

$$
\begin{gather*}
n I_{x} \geq \frac{V_{d c}}{2 \omega_{r} L_{l k}}  \tag{8}\\
\left(t_{5}-t_{4}\right)=\frac{1}{\omega_{r}} \sin ^{-1}\left(\frac{V_{d c}}{2 \omega_{r} L_{l k} n I_{x}}\right)
\end{gather*}
$$

Else the circuit enters into a resonating oscillation mode and successive turn ON of $S_{A 2}^{\prime}$ results in hard switching.
E. Mode $5\left(t_{5}<t<t_{C}\right.$, Fig. 12)


Fig. 12: Mode 5- circuit diagram and equivalent circuit
At $t_{5}$, when the voltage across $S_{A 2}^{\prime}$ becomes zero, the anti-parallel diode across $S_{A 2}^{\prime}$ is forward biased and starts conducting. The equivalent circuit is shown in Fig. 12. The applied voltage across the transformer primary, $v_{A N}=-\frac{V_{d c}}{2}$. $i_{A}$ changes linearly in this mode as given in (9).

$$
\begin{equation*}
i_{A}=i_{A}\left(t_{5}\right)-\frac{V_{d c}}{2 L_{l k}}\left(t-t_{5}\right) \tag{9}
\end{equation*}
$$

$i_{A}$ falls to zero and changes its direction at $t_{C}$. To ensure ZVS ON, $S_{A 2}^{\prime}$ is turned ON when the anti-parallel diode is conducting. The duration $\left(t_{C}-t_{5}\right)$ is given in (10).

$$
\begin{equation*}
t_{C}-t_{5}=\frac{2 L_{l k} i_{A}\left(t_{5}\right)}{V_{d c}} \tag{10}
\end{equation*}
$$

In secondary, linear current commutation between diode pairs $\left(D_{1,4}\right),\left(D_{2,3}\right)$ takes place. Current through $D_{1}$ and $D_{2}$ are shown in Fig. 6.

## F. Mode 6 ( $t_{C}<t<t_{6}$, Fig. 13)



Fig. 13: Mode 6- circuit diagram and equivalent circuit
As $S_{A 2}^{\prime}$ is turned ON in between $t_{5}$ and $t_{C}, i_{A}$ can grow in the opposite direction after $t_{C}$. Current commutation continues between the diode pairs $\left(D_{1,4}\right),\left(D_{2,3}\right) . i_{A}$ changes linearly as expressed in (9). The mode ends at $t_{6}$ when $i_{A}=-n I_{x}$.
G. Mode $7\left(t>t_{6}\right.$, Fig. 14)


Fig. 14: Mode 7- circuit diagram and equivalent circuit
After $t_{6}, D_{1}$ and $D_{4}$ are reverse biased and stop conducting. $D_{2}$ and $D_{3}$ conduct $I_{x}$. In the primary $S_{A 2}^{\prime}$ and $S_{A 2}$ are conducting $i_{A}$. The equivalent circuit is shown in Fig. 14. The converter is in next active state where the active power is transferred from DC source to load like in Mode 1.

The above discussion shows the operation of the $3 L$-NPC leg over one half of a switching cycle. In the other half similar switching sequences are followed with other symmetrical switches and ZCS turn ON of $S_{A 1}$ and ZVS turn ON of $S_{A 1}^{\prime}$ are ensured similar to $S_{A 2}$ and $S_{A 2}^{\prime}$ respectively as discussed in modes 3 and 5.

## H. Estimation of upper limit of dead time to ensure ZVS

As discussed above, the pole current $i_{A}$ changes its direction during the switching transitions of $S_{A 1}^{\prime}-S_{A 2}^{\prime}$. To ensure zero
voltage turn ON of $S_{A 1}^{\prime}-S_{A 2}^{\prime}$, the switches must be gated ON when the anti-parallel diode is in conduction before the direction of $i_{A}$ is changed. Hence the dead time between $S_{A 1}^{\prime}-S_{A 2}^{\prime}$ cannot be arbitrary and has upper and lower bounds. To allow the complete charge-discharge of the device capacitances, the dead time should be greater than the interval $\left(t_{5}-t_{4}\right)$ as given in (8). The upper bound of dead time is $\left(t_{C}-t_{4}\right)$, where $t_{C}$ is the zero cross over point of $i_{A}$. $\left(t_{C}-t_{5}\right)$ is given in (10). As seen in (8) and (10), the intervals are dependent on $I_{x}$ which is the magnitude of $i_{x}$ over a switching cycle. In Fig. 3, $i_{x}$ over a line cycle is shown for UPF operation. The bounds on the dead time are most strict at the minimum value of $i_{x}$ which is $0.5 I_{p k}$. Hence replacing $I_{x}$ with $0.5 I_{p k}$, following limits on dead time $D T$ are obtained.

$$
\begin{align*}
D T & \geq\left(t_{5}-t_{4}\right)_{\max }=\frac{1}{\omega_{r}} \sin ^{-1}\left(\frac{V_{d c}}{n \omega_{r} L_{l k} I_{p k}}\right) \\
D T & \leq\left(t_{5}-t_{4}\right)_{\max }+\left(t_{C}-t_{5}\right)_{\min } \\
& =\frac{1}{\omega_{r}}\left[\sin ^{-1}\left(\frac{V_{d c}}{n \omega_{r} L_{l k} I_{p k}}\right)+\sqrt{\left(\frac{n \omega_{r} L_{l k} I_{p k}}{V_{d c}}\right)^{2}-1}\right] \tag{11}
\end{align*}
$$

(11) ensures ZVS turn ON of $S_{A 1}^{\prime}-S_{A 2}^{\prime}$ over the entire line cycle. For a given input $V_{d c}$ and the circuit parasitics $\left(C_{s}\right.$, $L_{l k}$ ), the bounds are dependent on $I_{p k}$, i.e output power $P$. For a given operation range of the converter if (11) is ensured for the minimum value of $I_{p k}$, ZVS of $S_{A 1}^{\prime}-S_{A 2}^{\prime}$ can be ensured for the complete range of operation.


Fig. 15: Hardware prototype

## IV. EXPERIMENTAL VERIFICATION

## A. Operating condition

To verify the operation of the proposed inverter a 2 kW laboratory scale hardware prototype is built and tested. Fig. 15 shows the test setup. The operating condition of the converter is presented in Table III. The $3 L$-NPC legs are implemented with $1200 \mathrm{~V}, 75$ A SEMIKRON IGBT modules, SKM75GB123D. The neutral clamp diodes are implemented with 1200V, 75A IXYS diode modules, MEE 75-12 DA. These diode modules are also used to build the secondary rectifiers. INFINEON IKW40N120H3 discrete IGBTs (1200V, 40A) are used in the secondary unfolder. All the IGBTs are driven with optically isolated gate drivers, ACPL 339J with gate voltage levels $\pm 15 \mathrm{~V}$. A 600 ns dead time is provided between to complementary switched devices in the $3 L$-NPC legs. A 800 ns overlap time is given between to successive gating signals


Fig. 16: (a) UPF operation- [CH1] $v_{a^{\prime} n^{\prime}}(250 \mathrm{~V} / \mathrm{div}$.$) , [CH2]-[CH4]: line$ currents (10A/div.). (b) Current waveforms- [CH1]: $i_{A}$ (20A/div.), [CH2][CH4]: $i_{x}, i_{z}, i_{a}$ (10A/div.). (c) Unfolder switching- [CH1] $v_{a^{\prime} n^{\prime}}(500 \mathrm{~V} /$ div.), [CH2]-[CH4]: Gate-emitter voltages of $S_{a x}, S_{a y}, S_{a z}$ (25V/div.). (d) Non UPF operation (PF-0.9 lagging)- [CH1]: $v_{a^{\prime} n^{\prime}}$ (100V/div.), [CH2]: $i_{a}$ (5A/div.), [CH3]-[CH4]: $i_{x}$ and $i_{z}$ (20A/div.).
of an unfolder leg. The HFTs are implemented with EPCOS ferrite E cores (E80/38/20). The primary and secondary turns of a HFT are 51 and 68 respectively. The transformers have leakage inductances (seen from primary) in the order of 5-6 $\mu \mathrm{H}$. To ensure ZVS turn ON of the $3 L$-NPC leg switches, additional $36 \mu \mathrm{H}$ inductance is connected in series with each primary winding. 2.5 mH inductors $\left(L_{f}\right)$ are used as line filters to filter out the high frequency component from the line currents.

## B. Experimental verification of modulation strategy

The balanced three phase output of the converter is shown in Fig. 16a. The converter is connected to a balanced three


Fig. 17: (a) Pole voltages- [CH1]-[CH3]: $v_{A N}, v_{x y}, v_{y z}(500 \mathrm{~V} / \mathrm{div})$, [CH4] $v_{a b}\left(1 \mathrm{kV} /\right.$ div.). (b) Transformer waveforms over switching cycle- [CH1] $v_{A N}$ (250V/div.), [CH2]: $i_{A}\left(20 \mathrm{~A} / \mathrm{div}\right.$ ), [CH3]: $v_{B N}(250 \mathrm{~V} /$ div. $)$, [CH4]: $-i_{B}$ (20A/div.). (c) HFT magnetising current-[CH1]: $v_{A N}$ (250V/div.), [CH2]: $i_{m a g}\left(1 \mathrm{~A} /\right.$ div.). (d) DC inputs- [CH1]: $V_{d c}\left(250 \mathrm{~V} /\right.$ div.), [CH2]: $I_{d c}$ ( $\left.5 \mathrm{~A} / \mathrm{div}.\right)$, [CH3]: $v_{P N}(250 \mathrm{~V} /$ div. $)$, [CH4]: $v_{N Q}(250 \mathrm{~V} /$ div. $)$.

TABLE III: Operating condition

| Output power $(P)$ | 2.05 kW |
| :---: | :---: |
| DC input $\left(V_{d c}\right)$ | 460 V |
| Peak phase voltage $\left(V_{p k}\right)$ | 156 V |
| HFT turns ratio $(n)$ | $4 / 3$ |
| Switching frequency $\left(f_{s}=\frac{1}{T_{s}}\right)$ | 20 kHz |
| Line frequency $\left(f_{o}=\frac{\omega_{o}}{2 \pi}\right)$ | 50 Hz |



Fig. 18: Switching transition waveforms- (a) Turn OFF of $S_{A 1}$. (b) Turn OFF of $S_{A 1}^{\prime}$. (c) Turn ON of $S_{A 2}^{\prime}$. (d) Turn ON of $S_{A 2}$.
phase voltage source supplying 2.05 kW power $(P)$ at UPF. Peak of the output phase voltage $V_{p k}$ is 156 V . Balanced threephase line currents with peak $I_{p k}=\frac{2 P}{3 V_{p k}}=8.8 \mathrm{~A}$ are shown in Fig. 16a.

Fig. 16b shows the transformer primary current $i_{A}$, the rectifier output currents $i_{x}, i_{z}$ and the line current $i_{a}$. The transformer primary current, $i_{A}$, is high frequency square wave with sinusoidally varying magnitude. $i_{A}$ has a peak magnitude of $n I_{p k}=11.7 \mathrm{~A}$. The experimentally obtained rectifier output currents $i_{x}$ and $i_{z}$ have similar shapes as shown in Fig. 3 and have peak magnitude of $I_{p k}=8.8 \mathrm{~A}$.

The unfolder switching strategy is shown in Fig. 16c. Based on the switching states given in Table I, gating signals of the unfolder are obtained. It is seen that the two quadrant switches $\left(S_{a x, a z}\right)$ are line frequency $(50 \mathrm{~Hz})$ switched whereas the four-
quadrant switch ( $S_{a y}$ ) are switched twice of the line frequency (at 100 Hz ). Hence the unfolder obtained negligible switching loss.

The proposed topology can support stand-alone load upto $30^{\circ}$ leading and lagging power factor. Fig. 16d shows the converter operation supporting a 0.9 PF inductive load. The line current $i_{a}$ lags $v_{a^{\prime} n^{\prime}}$ by $25.2^{\circ}$. The result also shows rectifier output currents $i_{x}$ and $i_{z}$. Differences in shape of $i_{x}$ and $i_{z}$ at UPF (Fig. 16b) and at lagging PF operation are observable. For both the cases, $i_{x}$ and $i_{z}$ are always positive over the line cycle. Similarly other non-unity power factor operation of the converter can be verified.

The pulse width modulated HF AC ( $v_{A N}$ ) applied across transformer primary is shown in Fig. 17a. $v_{A N}$ has voltage levels of $\pm 230 \mathrm{~V}$ and 0 V . Fig. 17a also shows the rectifier output voltages $v_{x y}$ and $v_{y z}$ with voltage levels $0.5 n V_{d c}=$ 307 V and 0 . As discussed in section II, the intermediate DC link $x y$ and $y z$ are pulsating as no filter capacitor is employed. The unfolder pole voltage $v_{a b}$ is also shown in Fig. 17a.

The transformer primary voltages and primary currents over a switching cycle are shown in Fig. 17b. Experimentally measured applied voltages $v_{A N}$ and $v_{B N}$ are matched with the waveforms shown in Fig. 5. The polarity of applied voltages are opposite. This verifies the modulation strategy of the $3 L$ NPC legs to ensure reduced neutral current as described in section II.

Fig. 17c shows the experimentally measured magnetising current waveform of the high frequency transformer and the transformer primary voltage over a switching cycle. As the transformer primary voltages have zero average over the switching cycle hence flux is balanced over the switching cycle. The high frequency oscillation observed in the magnetising current is due to parasitic ringing of the transformer during the switching transitions.

The Fig. 17d shows the input voltages and input current of the converter. The applied input voltage is 460 V and input current is 5 A . The input DC link voltages are $v_{P N}=v_{N Q}=$ 230 V . As seen in the figure $v_{P N}$ and $v_{N Q}$ have negligible ripple hence no neutral voltage unbalance is observed.

## C. Experimental verification of soft-switching transitions of the $3 L-N P C$ leg $A$

In this subsection, the experimental results are presented to verify following switching transitions of the $3 L$-NPC leg Aturn OFF transitions of $S_{A 1}, S_{A 1}^{\prime}$ and the turn ON of $S_{A 2}^{\prime}$, $S_{A 2}$.

Fig. 18a shows the turn OFF transition of $S_{A 1}$. Before $t_{1}$, $S_{A 1}$ was ON and conducting $i_{A}$. At $t_{1}$, the gating pulse of $S_{A 1}$ is removed. After some time at $t_{1}^{+}$, when the gate emitter voltage of $S_{A 1}, v_{G E, S_{A 1}}$ becomes negative, the voltage across the device, $v_{C E, S_{A 1}}$ starts to rise slowly and at $t_{2}, S_{A 1}$ blocks $0.5 V_{d c}$. The slow rise of the voltage across the device is due to device capacitance $\left(C_{s}\right)$ which helps to reduce the turn OFF loss of $S_{A 1}$. The result verifies the switching process described in Mode 2 of section III.

Fig. 18b presents the turn OFF transition of $S_{A 1}^{\prime}$. At $t_{4}$ the gating pulse is removed. At $t_{4}^{+}$, when the gate emitter voltage of $S_{A 1}^{\prime}, v_{G E, S_{A 1}^{\prime}}$ is negative, the voltage across the device,
$v_{C E, S_{A 1}^{\prime}}$ starts to rise slowly and at $t_{5}, v_{G E, S_{A 1}^{\prime}}$ rises to $0.5 V_{d c}$. The slow change in $v_{C E, S_{A 1}^{\prime}}$ is due to device capacitance which helps to reduce turn OFF loss of $S_{A 1}^{\prime}$. After $t_{5}, i_{A}$ falls linearly. The result verifies the switching process described in Mode 4 of section III.

The experimental result shown in Fig. 18c verifies the ZVS turn ON of $S_{A 2}^{\prime}$ described in Mode 4-5 of section III. $S_{A 2}^{\prime}$ was OFF and was blocking $0.5 V_{d c}$. At $t_{4}^{+}, i_{A}$ starts to discharge the capacitance across $S_{A 2}^{\prime}$. The voltage across the device, $v_{C E, S_{A 2}^{\prime}}$ falls to zero at $t_{5}$ and the anti-parallel diode of $S_{A 2}^{\prime}$ starts conducting $i_{A}$. At $t_{5}^{+}$, before $i_{A}$ changes its direction, the gating pulse of $S_{A 2}^{\prime}$ is applied to ensure ZVS turn ON.

The turn ON process of $S_{A 2}$ is shown in Fig. 18d. At $t_{1}^{+}$, the voltage across $S_{A 2}, v_{C E, S_{A 2}}$ starts to fall from $0.5 V_{d c}$. At $t_{2}, v_{C E, S_{A 2}}=0.5 K V_{d c}=140 \mathrm{~V}$ and $S_{A 2}$ continues to block $0.5 K V_{d c}$. At $t_{3}^{-}$, the gating pulse of $S_{A 2}$ is applied. When the gate emitter voltage, $v_{G E, S_{A 2}}$ rises above the device threshold voltage at $t_{3}$, the device channel starts conducting. The device capacitance discharges through the channel. As the direction of $i_{A}$ remains same, $S_{A 2}$ does not conduct even after turn ON. Hence the turn ON of $S_{A 2}$ is zero current transition (ZCS). The loss due to parasitic discharge into the channel is small as the blocking voltage $\left(0.5 K V_{d c}\right)$ and the capacitance both are small. The result verifies the process described in Mode 2-3 of section III.

## D. Power loss and Efficiency

The converter power loss is analytically estimated assuming ripple free line currents. In the analysis only conduction loss is considered as the proposed topology is soft-switched. The experimentally measured power loss verifies the analysis.

1) Analytical loss expressions: The conduction loss in switch $S_{A 1}$ is given as-

$$
\begin{equation*}
P_{C_{S_{A 1}}}=0.25 M V_{C E}\left(n I_{p k}\right)+0.23 M R_{C E}\left(n I_{p k}\right)^{2} \tag{12}
\end{equation*}
$$

Where $V_{C E}$ and $R_{C E}$ are constant voltage drop and on state resistance respectively of the IGBT module. $I_{p k}$ is the peak of the line current. The conduction loss in switch $S_{A 1}^{\prime}$ is given as-

$$
\begin{equation*}
P_{C_{S_{A 1}^{\prime}}}=0.41 V_{C E}\left(n I_{p k}\right)+0.35\left(n I_{p k}\right)^{2} R_{C E} \tag{13}
\end{equation*}
$$

The conduction loss in diode $D_{A}$ is given as-

$$
\begin{align*}
P_{C_{D_{A}}} & =(0.41-0.25 M) V_{C E}\left(n I_{p k}\right)  \tag{14}\\
& +(0.35-0.23 M)\left(n I_{p k}\right)^{2} R_{C E}
\end{align*}
$$

Where $V_{D}$ and $R_{D}$ are constant voltage drop and on state resistance respectively of the diode module. As the DSC is soft-switched, switching loss is negligible.

The conduction loss in a ASC diode of $D_{1}-D_{8}$ is given as

$$
\begin{equation*}
P_{C_{D_{1}}}=0.41 V_{D} I_{p k}+0.36 R_{D} I_{p k}^{2} \tag{15}
\end{equation*}
$$

The conduction loss in a ASC two quadrant switch of $S_{a, b, c(x, z)}$ is given as

$$
\begin{equation*}
P_{C_{S_{a x}}}=0.276 V_{C E} I_{p k}+0.235 R_{C E} I_{p k}^{2} \tag{16}
\end{equation*}
$$

The conduction loss in a ASC four quadrant switch of $S_{a, b, c(y)}$ is given as

$$
\begin{equation*}
P_{C_{S_{a y}}}=0.04 V_{C E} I_{p k}+0.014 R_{C E} I_{p k}^{2} \tag{17}
\end{equation*}
$$

The conduction loss in an anti-parallel diode of the four quadrant switches $S_{a, b, c(y)}$ is given as

$$
\begin{equation*}
P_{C_{D_{S_{a y}}}}=0.04 V_{D} I_{p k}+0.014 R_{D} I_{p k}^{2} \tag{18}
\end{equation*}
$$

As ASC active switches are low frequency switched, the switching loss is negligible.

The copper loss of a HFT is given as $I_{A, R M S}^{2}\left(R_{p}+\frac{R_{s}}{n^{2}}\right)$. Where $I_{A, R M S}=0.84 n I_{p k}$ is the RMS current of the primary winding. $R_{p}$ and $R_{s}$ are resistance of the primary and secondary windings. At the switching frequency the HFT core loss is negligible.


Fig. 19: (a) Variation of efficiency with load. (b) Stage wise efficiency of the converter. (c) Loss distribution estimated analytically and obtained experimentally at 1.54 kW . (d) Share of loss at 1.54 kW output power
2) Experimental measurement of converter power loss: The converter was operated with fixed input DC 420 V , delivering a range of output power, 0.53 kW to 2.13 kW . The power loss of various stages of the converter was measured. The variation of efficiency with load power is shown in Fig. 19a. The hardware prototype has maximum efficiency $89 \%$ at 0.9 kW output power. The efficiency of the three stages (DSC, ASC and HFT) of the converter are shown in Fig. 19b. The DSC and ASC stages have above $95 \%$ efficiency individually almost throughout the load range 19b. The efficiency of the DSC improves with higher power output as expected. Because at high power the DSC is soft-switched through out the line cycle. The low frequency switched ASC has almost constant efficiency profile with the variation of load. The HFT loss increases with increased load. The experimentally obtained and analytical estimated losses at the different stages of the converter at 1.56 kW output power are shown in Fig. 19c. The
analytically estimated power losses are closely matched with the experimentally obtained values. A pie chart showing the share of loss in different stages at 1.56 kW output power is shown in Fig. 19d. The experimental prototype of the proposed topology is also not optimally designed for $2-3 \mathrm{~kW}$ power level and hence has the relatively low peak efficiency of $89 \%$. With an optimally designed converter at 2 kW output powers, an analytically estimated overall efficiency of $95.5 \%$ can be achieved. The method of analytical estimation is verified with the existing hardware (Fig. 19c).

## V. COMPARISON WITH OTHER TOPOLOGIES

The proposed topology is compared with two single-stage unidirectional three phase high-frequency-link inverter topologies given in [12], [13]. Like the proposed topology, these selected topologies can support VAr upto $\pm 0.866$ power factor. To perform the comparison fairly, all the topologies under consideration are designed for same operating conditions with given input and output voltages and output power. The switching frequency and modulation index ( 0.85 ) are considered same for all the topologies. All the topologies are modulated at the $85 \%$ of its maximum possible modulation index. For generalization, the parameters of the comparison are evaluated in terms of output power $(P)$, input DC voltage $\left(V_{d c}\right)$ or peak output voltage $\left(V_{p k}\right)$ and switching frequency $\left(f_{s}\right)$.

Table IV summarises the topology comparison. It presents the number of active and passive semiconductors employed, their blocking voltages $\left(V_{b}\right)$, RMS $\left(I_{R M S}\right)$ currents. S.F is the scaling factor. Total number of semiconductors employed in the proposed topology is same as [13]. Though the number of active devices used in the proposed topology is higher compared to [12], but majority of these switches are line frequency switched. The blocking voltage of the DSC devices of the proposed topology are half of [12], [13] and have relatively higher RMS currents. The ASC devices have similar RMS currents. The DSC of the proposed topology is softswitched whereas the ASC is low frequency switched. In [12], [13], DSCs and ASCs are hard-switched.

The proposed solution has 2 high-frequency transformers (HFT), similar to the topology in [13] with comparable area product. [12] has 3 high-frequency transformers.

Table V summarises the power loss comparison. To perform a thorough comparison of the converter power losses, the conduction losses of the DSC switches are further expressed in terms of $\frac{V_{C E} P}{V_{d c}}$ and $\frac{R_{C E} P^{2}}{V_{d c}^{2}}$. For diodes $R_{C E}, V_{C E}$ are replaced with $R_{D}, V_{D}$ respectively. In case of ASC switches and diodes $V_{d c}$ of the scaling factors are replaced with $V_{p k}$. The switching losses of the active switches are also expressed in terms of $\frac{f_{s} P E_{R}}{P_{R}}$ where $E_{R}=E_{O N_{R}}+E_{O F F_{R}}$ and $P_{R}=V_{C C} I_{C} \cdot \stackrel{P}{E}_{R}^{R}$ and $E_{O F F_{R}}$ are the turn ON and OFF energy losses of the devices given at rated conditions, $V_{C C}$ and $I_{C}$.

The blocking voltage of DSC devices of the proposed topology, is half and the RMS current is more than twice of [12], [13]. $V_{C E}$ and $R_{C E}$ are the function of device blocking voltage and RMS currents. $V_{C E}$ reduces with blocking voltage

TABLE IV: Topology comparison-devices and HFTs

|  |  | S.F | [12] | [13] | Proposed Topology |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DSC | Switch count | - | 6 | 8 | 8 |
|  | Diode count | - | - | - | 4 |
|  | $V_{b, s w}$ | $V_{d c}$ | 1 | 1 | 0.5 |
|  | $I_{R M S, s w}$ | $\frac{P}{V_{d c}}$ | 0.58 | 0.49/0.43 | 1.0/ 1.4 |
|  | Switching | - | Hardswitched | Hardswitched | Softswitched |
| ASC | switch count | - | 6 | 12 | 12 |
|  | Diode count | - | 6 | 14 | 8 |
|  | $V_{b, s w}$ | $V_{p k}$ | 2.04 | 1.2 | 3.5/1.76 |
|  | $I_{R M S, s w}$ | $\frac{P}{V_{p k}}$ | $\begin{aligned} & 0.33 / \\ & 0.302 \end{aligned}$ | 0.33/ 0.414 | $\begin{aligned} & 0.323 / \\ & 0.396 \end{aligned}$ |
|  | Switching | - | High-freq. hardswitched | High-freq. hard-switched | Line freq. switched |
| HFT | HFT count | - | 3 | 2 | 2 |
|  | $I_{R M S, p r i}$ | $\frac{P}{V_{d c}}$ | 0.87 | 0.685 | 1.976 |
|  | $I_{R M S, s e c}$ | $\frac{P}{V_{p k}}$ | 0.43 | 0.58 | 0.56 |
|  | Area product | $\frac{P}{f_{s} J B_{m} K_{w}}$ | 0.2 | 0.3 | 0.42 |

of the devices and $R_{C E}$ comes down with increased RMS current. Hence the DSC devices of the proposed topology have lower $V_{C E}$ and $R_{C E}$ compared to [12], [13].

Though the conduction loss factors of the DSC devices and diodes are higher, as these devices and diodes have lower $V_{C E}$ and $R_{C E}$ compared to [13], the DSC has comparable conduction loss. The conduction loss of the ASC devices are half of [13] and comparable with [12]. The ASC diodes have comparable conduction losses with [13]. ASC diode of [12] has lower conduction loss compared to the proposed solution.

The DSC of the proposed topology is soft-switched throughout the line cycle. The ASC is line frequency switched incurring negligible switching loss. As the topologies in [12], [13] are high frequency hard-switched, it incurs significant switching loss.

## VI. Conclusion

A novel three-level three-phase high frequency link single stage DC-AC converter is presented in this paper for the applications like grid integration of photovoltaics. The proposed topology employs three-level NPC legs on the DC side of the converter. Hence the low voltage rating devices with lower on-state drop and lower $E_{o n}$ and $E_{o f f}$ can be used to implement the DC side bridge compared to a two level based
solution. Additionally, the inner switches of the three-level NPC legs are zero voltage switched (ZVS). Whereas the turn ON of the outer switches are zero current transitions (ZCS). Proposed modulation strategy of the three-level NPC legs ensures reduced neutral current. The pulse width modulation is implemented on the DC side bridge. The inter-stage DC link after the secondary rectifiers is pulsating as no filter capacitor is employed. The unfolder active switches are switched either at line frequency or twice of the line frequency hence incurring negligible switching loss. The converter can support standalone load upto $30^{\circ}$ leading or lagging power factor. The detailed modulation strategy of the converter and switching process of the three-level NPC legs are discussed in the paper. Conditions ensuring ZVS operation over a complete line cycle are derived. A 2 kW hardware prototype is built and tested. Experimental results are presented to verify the converter operation at UPF and 0.9 lagging PF operation. The proposed topology is compared with two other unidirectional single stage solutions. Compared to the other topologies, the proposed topology achieves complete unfolding of the AC side converter and soft-switching of the DC side converter. The proposed topology with high frequency galvanic isolation provides a compact, high power density, low cost converter solution.

TABLE V: Topology comparison- power loss

| Topology |  |  | DSC |  | S.F. | ASC |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S.F. | Switch | Diode |  | Switch | Diode |
| Proposed | $P_{C}$ | $\frac{V_{C E} P}{V_{d c}}$ | 5.86 | 1.86 | $\frac{V_{C E} P}{V_{p k}}$ | 1.26 | 2.347 |
|  |  | $\frac{R_{C E} P^{2}}{V_{d c}^{2}}$ | 12.1 | 3.42 | $\frac{R_{C E} P^{2}}{V_{p k}^{2}}$ | 0.664 | 1.317 |
|  | $P_{S}$ | $\frac{P E_{R}{ }^{\omega_{s}}}{P_{R}}$ | 0 |  | $\frac{P E_{R} f_{s}}{P_{R}}$ | 0 |  |
| [12] | $P_{C}$ | $\frac{\overline{V_{C E} P}}{V_{d c}}$ | 2.25 | 0.25 | $\frac{\overline{V_{C E} P}}{V_{p k}}$ | 1.21 | 1.26 |
|  |  | $\frac{R_{C E} P^{2}}{V_{d c}^{2}}$ | 1.97 | 0.3 | $\frac{R_{C E} P^{2}}{V_{p k}^{2}}$ | 0.65 | 0.853 |
|  | $P_{S}$ | $\frac{P E_{R} f_{s}}{P_{R}}$ | 7.34 |  | $\frac{P E_{R} f_{s}}{P_{R}}$ | 0.696 |  |
| [13] | $P_{C}$ | $\frac{V_{C E} P}{V_{d c}}$ | 2.35 | 0.354 | $\frac{V_{C E} P}{V_{p k}}$ | 2.45 | 2.434 |
|  |  | $\frac{R_{C E} P^{2}}{V_{d c}^{2}}$ | 1.654 | 0.17 | $\frac{R_{C E} P^{2}}{V_{p k}^{2}}$ | 1.32 | 1.4 |
|  | $P_{S}$ | $\frac{P E_{R}^{c} f_{s}}{P_{R}}$ | 5.4 |  | $\frac{P E_{R}^{p f_{s}}}{P_{R}}$ | 1.26 |  |

## REFERENCES

[1] S. Essakiappan, H. S. Krishnamoorthy, P. Enjeti, R. S. Balog, and S. Ahmed, "Multilevel medium-frequency link inverter for utility scale photovoltaic integration," IEEE Transactions on Power Electronics, vol. 30, no. 7, pp. 3674-3684, 2015.
[2] K. V. Iyer, R. Baranwal, and N. Mohan, "A high-frequency ac-link single-stage asymmetrical multilevel converter for grid integration of renewable energy systems," IEEE Transactions on Power Electronics, vol. 32, no. 7, pp. 5087-5108, 2017.
[3] K. V. Iyer and N. Mohan, "Modulation and commutation of a single stage isolated asymmetrical multilevel converter for the integration of renewables and battery energy storage system in ships," IEEE Transactions on Transportation Electrification, vol. 2, no. 4, pp. 580-596, 2016.
[4] U. R. Prasanna and A. K. Rathore, "A novel single-reference six-pulsemodulation (srspm) technique-based interleaved high-frequency threephase inverter for fuel cell vehicles," IEEE Transactions on Power Electronics, vol. 28, no. 12, pp. 5547-5556, 2013.
[5] S. Norrga, S. Meier, and S. Ostlund, "A three-phase soft-switched isolated ac/dc converter without auxiliary circuit," IEEE transactions on industry applications, vol. 44, no. 3, pp. 836-844, 2008.
[6] K. Basu and N. Mohan, "A high-frequency link single-stage pwm inverter with common-mode voltage suppression and source-based commutation of leakage energy," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 3907-3918, 2014.
[7] M. Matsui, M. Nagai, M. Mochizuki, and A. Nabae, "High-frequency link dc/ac converter with suppressed voltage clamp circuits-naturally commutated phase angle control with self turn-off devices," IEEE Transactions on Industry Applications, vol. 32, no. 2, pp. 293-300, 1996.
[8] R. Huang and S. K. Mazumder, "A soft-switching scheme for an isolated dc/dc converter with pulsating dc output for a three-phase high-frequency-link pwm converter," IEEE Transactions on Power Electronics, vol. 24, no. 10, pp. 2276-2288, 2009.
[9] D. De and V. Ramanarayanan, "Analysis, design, modeling, and implementation of an active clamp hf link converter," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 6, pp. 1446-1455, 2011.
[10] S. K. Mazumder and R. Huang, "A soft switching scheme for multiphase dc-pulsating dc converter for three-phase high-frequency-link pulsewidth modulation (pwm) inverter," IEEE Transactions on Power Electronics, vol. 25, no. 7, pp. 1761-1774, 2010.
[11] A. Rahnamaee and S. K. Mazumder, "A soft-switched hybridmodulation scheme for a capacitor-less three-phase pulsating-dc-link inverter," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 3893-3906, 2014.
[12] S. K. Mazumder, "Hybrid modulation scheme for a high-frequency aclink inverter," IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 861-870, 2016.
[13] A. d. E. Dutra, M. A. Vitorino, R. P. R. de Sousa, M. B. Corrêa, and G. G. dos Santos, "High-frequency pulsating dc-link three-phase multilevel npc inverter without electrolytic capacitor," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE). IEEE, 2018, pp. 1348-1355.
[14] A. Pal and K. Basu, "A unidirectional single-stage three-phase softswitched isolated dc-ac converter," IEEE Transactions on Power Electronics, vol. 34, no. 2, pp. 1142-1158, 2019.
[15] A. Pal and K. Basu, "A soft-switched high frequency link singlestage three-phase inverter for grid integration of utility scale renewables," IEEE Transactions on Power Electronics, vol. PP, p. DOI 10.1109/TPEL.2018.2889795, 2018.
[16] IEEE, IEEE recommended practice for utility interface of photovoltaic (PV) systems. IEEE, 2000.
[17] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Transactions on Industry Applications, vol. 41, no. 3, pp. 855-865, 2005.
[18] M. Schweizer, T. Friedli, and J. W. Kolar, "Comparative evaluation of advanced three-phase three-level inverter/converter topologies against two-level systems," IEEE Transactions on industrial electronics, vol. 60, no. 12, pp. 5515-5527, 2012.
[19] J. R. Pinheiro and I. Barbi, "The three-level zvs-pwm dc-to-dc converter," IEEE Transactions on Power Electronics, vol. 8, no. 4, pp. 486492, 1993.
[20] E.-S. Kim, Y.-B. Byun, T.-G. Koo, K.-Y. Joe, and Y.-H. Kim, "An improved three level zvzcs dc/dc converter using a tapped inductor and a snubber capacitor," in Proceedings of the Power Conversion ConferenceOsaka 2002 (Cat. No. 02TH8579), vol. 1. IEEE, 2002, pp. 115-121.
[21] D. V. Ghodke, K. Chatterjee, and B. Fernandes, "Modified soft-switched three-phase three-level dc-dc converter for high-power applications having extended duty cycle range," IEEE Transactions on Industrial Electronics, vol. 59, no. 9, pp. 3362-3372, 2011.
[22] F. Liu, Y. Chen, G. Hu, and X. Ruan, "Modified three-phase threelevel dc/dc converter with zero-voltage-switching characteristic-adopting asymmetrical duty cycle control," IEEE Transactions on Power Electronics, vol. 29, no. 12, pp. 6307-6318, 2014.
[23] M. Narimani and G. Moschopoulos, "An investigation on the novel use of high-power three-level converter topologies to improve light-load efficiency in low power dc/dc full-bridge converters," IEEE Transactions on Industrial Electronics, vol. 61, no. 10, pp. 5690-5692, 2014.
[24] J. Khodabakhsh, R. Rasoulinezhad, and G. Moschopoulos, "Using multilevel zvzcs converters to improve light-load efficiency in low power applications," IEEE Transactions on Power Electronics, 2019.
[25] A. Pal and K. Basu, "A unidirectional soft-switched isolated three level inverter for grid integration of renewable energy sources," in 2017 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES). IEEE, 2017, pp. 1-6.


Anirban Pal (S'17) received the B.E. degree from the Indian Institute of Engineering Science and Technology, Shibpore, India in 2010 and the M.E. degree from the Indian Institute of Science, Bangalore, India in 2015, both in electrical engineering. He is currently pursuing the $\mathrm{Ph} . \mathrm{D}$. degree at the Electrical Engineering Department, Indian Institute of Science, Bangalore, India. From 2010 to 2013, he worked as an Assistant Manager in National Thermal Power Corporation Limited. His research interests include high-frequency-link inverters, dual active bridge converters, resonant converters, soft-switching techniques, design of high-frequency magnetics.


Kaushik Basu (S'07, M'13, SM'17) received the BE. degree from the Bengal Engineering and Science University, Shibpore, India, in 2003, the M.S. degree in electrical engineering from the Indian Institute of Science, Bangalore, India, in 2005, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, in 2012, respectively. He was a Design Engineer with Cold Watt India in 2006 and an Electronics and Control Engineer with Dynapower Corporation USA from 2013-15. Currently he is an Assistant Professor, in the Department of Electrical Engineering in Indian Institute of Science. He has been an author and coauthor of several technical papers published in peer reviewed journals and conferences. His research interests include various aspects of the general area of Power Electronics. He is the founding chair of both IEEE PELS and IES Bangalore Chapter.


[^0]:    This work was supported by Department of Science and Technology, Government of India under the project titled "Development of an advanced System-On-Chip (SoC) based embedded controller for power electronic converters". (Corresponding author : Anirban Pal).
    The authors are with the Department of Electrical Engineering, Indian Institute of Science, Bangalore 560012, India. (e-mail: anirbanp@iisc.ac.in; kbasu@iisc.ac.in).

