# A Unidirectional Single-Stage Three-Phase Soft-Switched Isolated DC-AC Converter 

Anirban $\mathrm{Pal}{ }^{\oplus}$, Student Member, IEEE, and Kaushik Basu, Senior Member, IEEE


#### Abstract

This paper presents a novel single-stage soft-switched high-frequency-link three-phase dc-ac converter topology. The topology supports unidirectional dc to ac power flow and is targeted for applications like grid integration of photovoltaic sources, fuel cell, etc. The high frequency magnetic isolation results in reduction of system volume, weight, and cost. Sine-wave pulsewidth modulation is implemented in dc-side converter. Though high-frequency switched, dc-side converter is soft switched for most part of the line cycle. The ac-side converter active switches are line frequency switched incurring negligible switching loss. The line frequency switching of ac-side converter facilitates use of high voltage blocking inherently slow semiconductor devices to generate high voltage ac output. In addition, a cascaded multilevel structure is presented in this paper for direct medium-voltage ac grid integration. A detailed circuit analysis considering nonidealities like transformer leakage and switch capacitances, is presented in this paper. A $6-\mathrm{kW}$ three-phase laboratory prototype is built. The presented simulation and experimental results verify the operation of the proposed topologies.


Index Terms-Cascaded multilevel inverter, dc-ac converter, high-frequency transformer (HFT), pulsewidth modulation (PWM), rectifier-type HFL, single stage, zero-voltage switching (ZVS).

## I. Introduction

DEPLETION of conventional fossil-fuel-based resources and present global warming scenario are providing fresh impetus to power generation from renewable energy sources. Research on grid integration of renewable energy sources like solar and fuel cell are gaining attention in both academia and industry [1]-[6]. The grid integration of photovoltaic system using nonisolated converter topologies have problems associated with high ground leakage current [7], [8]. In isolated topologies, the galvanic isolation between dc source and ac grid provides required voltage magnification, reduces circulation of leakage or common mode current, and ensures safety. Conventionally, a three-phase inverter along with a line-frequency $(50 / 60 \mathrm{~Hz})$ transformer (LFT) is used. In comparison, high frequency link

[^0](HFL) dc-ac solutions have some attractive features such as, lower weight, volume, and cost.

In the literature, the HFL dc-ac converter topologies are broadly classified as multistage HFL and single-stage HFL topology. In multistage HFL topology [see Fig. 1(a)], an isolated dc-dc converter is connected to an H-bridge inverter through a dc-link capacitor [9], [10]. The converter has bidirectional power conduction capability. The capacitor makes the dc link as stiff voltage port for the next stage H -bridge inverter. But the capacitor has long term reliability issues [11]. In single-stage converter topology, this capacitor is eliminated. Two known singlestage topologies are rectifier-type HFL (RHFL) [12]-[14] and cycloconverter-type HFL (CHFL) [15]-[18]. The structure of RHFL [see Fig. 1(b)] is similar as multistage topology without the dc link filter capacitor. Here, the dc link is pulsating. In the CHFL topology, dc-side H bridge generates high frequency ac from the input dc source. In the secondary of HFT, a cycloconverter directly converts the high frequency ac to linefrequency ac. In the literature, two cycloconverter configurations are widely discussed for $1 \phi$ topologies full bridge [see Fig. 1(c)] [6], [19]-[21] and push-pull [see Fig. 1(b)] [22]-[25], based on the ac-side converter configuration. Both the RHFL and CHFL topologies can operate in all four quadrants of $\bar{v}_{o}-i_{o}$ plane where $\bar{v}_{o}$ is the average output voltage of the converter and $i_{o}$ is the output current. The CHFL push-pull converter [see Fig. 1(d)] when operates only in $I$ and $I I I$ quadrant of $\overline{v_{o}}-i_{o}$ plane (supporting only positive active power $(P>0)$ whereas reactive power $(Q=0)$ ), the ac switches can be line frequency switched based on the direction of $i_{o}$ and modulation can be implemented in the dc-side H bridge. This paper presents a novel topology, as shown in Fig. 1(e), which has a three winding HFT as the CHFL topology but supports only positive active power flow ( $P>0$ and $Q=0$ ). A dc-ac converter with capability to support only $P>0$ and $Q=0$ is useful in the grid integration of solar or fuel cell, etc., where power flow is unidirectional and any nonzero $Q$ support implies increase in the rating of the converter. The secondary has only two-quadrant switches in a modular half-bridge configuration, instead of four such switches in two ac switch configuration, which is not commonly available and difficult to drive in comparison with halfbridge modular structure. Both of this active switches are line frequency switched incurring negligible switching loss. Another single-phase topology can be developed from the bidirectional RHFL topology [see Fig. 1(b)] by replacing one of the acside H bridge with a diode bridge rectifier. This topology is shown in Fig. 1(f) [26]. It supports only $P>0$ and $Q=0$ with


Fig. 1. (a) Multistage $1 \phi$ HFL topology. (b) Single-stage $1 \phi$ RHFL topology. (c) Single-stage $1 \phi$ CHFL full bridge topology. (d) $1 \phi$ CHFL push-pull configuration. (e) Novel $1 \phi$ unidirectional HFL topology. (f) Novel unidirectional $1 \phi$ RHFL topology.


Fig. 2. Proposed $3 \phi$ single-stage HFL topology.
line-frequency switching of the ac-side switches. When compared with the topology in Fig. 1(e), it has two more switches and one less winding in the secondary. Also blocking voltage rating of the secondary switches are half of that in Fig. 1(e). In [18], a $3 \phi$ three wire configuration is obtained from the $1 \phi$ CHFL push-pull topology. The center taps of the HFT of each of the three phases are connected together to form a floating star point. Similar idea is used here to derive the $3 \phi$ three wire version of the novel $1 \phi$ HFL topology [see Fig. 1(e)]. The resultant $3 \phi$ topology is shown in Fig. 2. This $3 \phi$ HFL inverter topology is unidirectional and does not support reactive power transfer. Again here, all ac-side switches are line frequency switched. A novel three phase version of the single-phase configuration given in Fig. 1(f) is shown in Fig. 3 (when the secondary module number per phase $p=1$ ).

A number of unidirectional $3 \phi \mathrm{HFL}$ topologies are presented in the literature based on variations of number of legs in dc-side bridge and the ac-side diode bridge and number of HFTs [see Fig. 1(f)]. In [27], three high-frequency transformers (HFT) are


Fig. 3. Proposed $3 \phi$ cascaded multilevel HFL topology.
connected to three legs of the dc-side HF inverter and the ac-side has $3 \phi$ diode bridge rectifier connected to a $3 \phi$ voltage source inverter (VSI). Here, hybrid modulation (HM) strategy is used resulting in reduction of HF switching of the ac-side VSI. The ac-side VSI is HF switched for one-third of the line cycle but the switching frequency is twice of the dc-side HF inverter. The converter is hard-switched and circuit nonidealities are not considered. The topology in [28] is a variation of [27] where the dc-side converter has six legs. The HM strategy implemented here ensures soft switching of the dc-side converter without using additional snubber. The ac-side VSI is hard switched for one-third of the line cycle and has same switching frequency as of the dc-side converter. In switching analysis, role of device capacitances are not considered. The dc-side HF inverter is asymmetrically switched resulting in uneven conduction loss in the active switches. In [29], another variation of the topology with four leg dc-side converter along with two HFTs are shown. This paper uses a modified HM scheme to ensure zero-voltage switching (ZVS) of the ac-side VSI but the dc-side converter is hard switched. In [30], the topology has an H bridge in the dc-side and a diode bridge rectifier along with $3 \phi$ VSI in ac side of the HFT. HM strategy reduces HF switching of the ac-side VSI, but is hard switched for one-third of the line cycle.

The proposed converter topology can be integrated to a medium-voltage (MV) grid using a step up LFT. A direct integration scheme replacing the LFT will have the following advantages: first, conduction losses in the secondary converter will reduce and, second, size of line filter as well as filter copper loss will reduce with decreased current rating. Due to limitation of voltage blocking capability of commercially available semiconductor devices, a direct integration with a medium-voltage $(11 / 33 \mathrm{kV})$ grid is not possible with the proposed structure, as shown in Fig. 2. A cascaded multilevel approach is considered to modify the converter configuration. The HFL MV cascaded multilevel converter topologies are broadly classified as multistage and single stage. The multistage converter topologies have an interstage dc-link capacitors. The multistage topology can either be multiwinding HFT type [31] or multiple HFT type [32]. In multiple HFT type in each phase, the multistage singlephase topology of Fig. 1(a) is series connected on the ac side to connect to the MV grid. A unidirectional multi-stage multiple HFT topology is shown in [33] where the secondary H bridges connected to HFTs are replaced with diode bridge rectifiers. In multiwinding HFT type, a single HFT with multiple secondary is used. The primary is identical to Fig. 1(a). Multiple secondaryside converters connected to different secondary windings are cascaded on the grid side to form a multilevel configuration. A multiwinding-type single-stage topology is proposed in [3] and [5] based on the single-phase topology given in Fig. 1(c). In this paper, a multiwinding-type single-stage multilevel topology is proposed that supports unidirectional power flow with no var support with line frequency switching of ac-side switches, as shown in Fig. 3. This topology is based on the configuration given in Fig. 1(f).

In this paper, the modulation strategy along with converter switching process considering the circuit nonidealites are discussed in detail for both the proposed $3 \phi$ topologies in Figs. 2
and 3. The dc-side converter is soft switched (ZVS) for most part of the line cycle without additional snubber circuit. All active switches in the ac-side converter are line frequency switched resulting in negligible switching loss. Power is transmitted at unity power factor (UPF) to the grid. A part of this work is presented in [34].

The rest of this paper is organized as follows. In Section II, modulation strategy of the proposed converters are discussed. Detailed circuit operation and soft-switching process are presented in Section III. Design and implementation aspects of a laboratory prototype is first discussed followed by key simulation and experimental results are presented in Section IV. The converter power loss is obtained analytically and experimentally and is presented in Section V.

## II. Modulation Strategy

In this section, modulation strategies for the generation of balanced adjustable magnitude $3 \phi$ ac at grid frequency at the output from the dc source are discussed in details.

The reference signals for the generation of output voltages are given in (1) where $m$ is the modulation index and $\omega_{o}=\frac{2 \pi}{T_{o}}$ is the angular line frequency, $j \in\{a, b, c\}$, and $K_{a}=0, K_{b}=$ $-1, K_{c}=+1$. Due to unidirectional nature of the instantaneous power flow, the reference signals are in phase with the average line currents $i_{a, b, c}$

$$
\begin{equation*}
v_{\mathrm{ref}, j}=m \sin \left(\omega_{o} t+K_{j} \frac{2 \pi}{3}\right) \tag{1}
\end{equation*}
$$

Intermediate reference signals $\delta_{a, b, c}$ are obtained from the reference signals, where $\delta_{j}=\left|v_{\text {ref, }, j}\right|$. The dc-side H bridges generate pulsewidth modulated (PWM) HF ac across the transformer terminals. A control signal $F$ is considered with $50 \%$ duty ratio and time period $T_{s}$, as shown in Fig. 4. In the positive half of the line cycle when $F$ is high, upper half of the secondary-side windings are in conduction. When $F$ is zero, lower half of the secondary winding of HFTs take part in power transfer. $F$ is aligned with the carrier signal $C$, which is a periodic ramp with unity peak and time period $\frac{T_{s}}{2}$. The control signals of switches $S_{A 1}, S_{B 1}$, and $S_{C 1}$ (see Fig. 2) are same as $F$. The gating signals of $S_{A 3}, S_{B 3}$, and $S_{C 3}$ are derived as follows:

$$
\begin{equation*}
G_{S i 3}=X_{i} \oplus F \tag{2}
\end{equation*}
$$

where

$$
X_{i}(t)= \begin{cases}1, & \delta_{j}(t) \geq C(t)  \tag{3}\\ 0, & \text { Otherwise }\end{cases}
$$

where $i \in\{A, B, C\}$.
The intermediate reference signals $\delta_{j}(t)$ are slowly varying compared to signal $C$ and can be assumed to be constant over a switching period ( $T_{s}$ ) (see Fig. 4). The switch pairs $S_{i 1}-$ $S_{i 2}$ and $S_{i 3}-S_{i 4}, i \in\{A, B, C\}$ are complementary switched with a dead time to avoid short circuit of the de source. Fig. 5 shows the gating signal generation scheme of the active switches corresponding to phase $a$. This modulation results in threelevel voltages ( $\pm V_{\mathrm{dc}}$ and 0 ) being applied across HFT terminals,


Fig. 4. Switching strategy of dc-side H bridges of $3 \phi$ topology.


Fig. 5. Gating signal generation scheme for phase $a$.
as shown in Fig. 4. From these applied transformer primary voltages ( $v_{X_{i} Y_{i}}$ ), it is possible to see that transformer fluxes are balanced over a switching cycle. The voltages applied across the HFTs are step up/down and then rectified by the ac-side diode bridges. The ac-side active switch pairs $Q_{a 1, a 2}, Q_{b 1, b 2}$, and $Q_{c 1, c 2}$ are complementary switched at line frequency $\left(f_{o}=\frac{1}{T_{o}}\right)$. The line frequency switching (see Fig. 6) is based on reference voltage polarity, e.g., if $v_{\text {ref }, a}>0, Q_{a 1}$ is ON. The switching scheme results line frequency inversion of the rectified output of the diode bridges. Applied $3 \phi$ pole voltages $v_{a N}, v_{b N}$, and


Fig. 6. Switching strategy of grid or ac-side active switches.
$v_{c N}$ with respect to transformer neutral $N$ are shown in Fig. 6. Average pole voltages are given as

$$
\begin{equation*}
\bar{v}_{j N}=\frac{m}{n} V_{\mathrm{dc}} \sin \left(\omega_{o} t+K_{j} \frac{2 \pi}{3}\right) \tag{4}
\end{equation*}
$$

where modulation index $m=\frac{n V_{\mathrm{pk}}}{V_{\mathrm{dc}}}$ and $V_{\mathrm{pk}}$ is the desired peak value of average pole voltage. $n$ is HFT primary to secondary turns ratio. As the ac port is connected to a balanced three-phase system and the sum of the switching cycle average of the pole voltages $\left(\sum_{j=a, b, c} \bar{v}_{j N}=0\right)$ are zero, the average line to neutral voltages are same as the pole voltages, $\bar{v}_{j n_{t}}=\bar{v}_{j N}$.

It is possible to have a $3 \phi$ topology with two winding HFTs where in the ac side the diode rectifier stage is connected to line frequency switched full bridge inverter (see Fig. 3 with $p=1$ ). Similar modulation strategy can be implemented to generate balanced $3 \phi$ output voltage. In this case, the blocking voltage rating of the ac-side switches and diodes is half of the original topology (see Fig. 2).

What follows is a discussion of the modulation strategy of $3 \phi$ cascaded multilevel HFL topology shown in Fig. 3. The gating signal generation scheme for the three dc-side H bridges are same as discussed above. The generation of the output voltage $v_{a N}$ of phase $a$ is discussed in detail. Phases $b$ and $c$ have similar switching scheme. The output of the multiwinding HFTs are fed to diode bridge rectifiers. Output voltage of $k$ th rectifier module averaged over a switching cycle is expressed as

$$
\begin{equation*}
\bar{v}_{P Q(k)}=\frac{m}{n} V_{\mathrm{dc}}\left|\sin \left(\omega_{o} t\right)\right| \tag{5}
\end{equation*}
$$

where $k \in(1,2, \ldots, p)$ and $p$ is the total number of secondary modules in phase $a$ (see Fig. 3). Output of these rectifiers are fed to line frequency inverters to obtain bipolar output voltage. The gating signals of $k$ th line frequency inverter are given as

$$
\begin{align*}
& G_{Q k 1}=G_{Q k 4}= \begin{cases}1, & v_{\mathrm{ref}, a} \geq 0 \\
0, & \text { Otherwise }\end{cases}  \tag{6}\\
& G_{Q k 2}=G_{Q k 3}=\bar{G}_{Q k 1} . \tag{7}
\end{align*}
$$

Due to cascade connection, output of these line frequency inverters is summed up to build total output phase voltage. The average output voltage of phase $a$ is given $\bar{v}_{a N}$, which is shown as follows:

$$
\bar{v}_{a N}= \begin{cases}+\sum_{k=1}^{p} \bar{v}_{P Q(k)}, & 0<\omega_{o} t<\pi  \tag{8}\\ -\sum_{k=1}^{p} \bar{v}_{P Q(k)}, & \pi \leq \omega_{o} t \leq 2 \pi\end{cases}
$$

Using (8), the average output voltage can be expressed as

$$
\begin{equation*}
\bar{v}_{a N}=\frac{p m}{n} V_{\mathrm{dc}} \sin \left(\omega_{o} t\right) \tag{9}
\end{equation*}
$$

A brief description for design of the three winding HFT, based on the described modulation strategy is presented here. Note that the primary voltage is duty cycle modulated square wave with amplitude $V_{\mathrm{dc}}$. The duty cycle is maximum when $\omega_{o} t=\frac{\pi}{2}$. So given maximum flux density $B_{\mathrm{pk}}$, the core area $A_{c}=\frac{m V_{\mathrm{dc}} T_{s}}{4 B_{\mathrm{pk}} N_{1}}$, where $N_{1}$ is the number of primary turns. Assuming good filtering, the output currents can be assumed to be sinusoidal at the output frequency with amplitude $I_{\mathrm{pk}}$. The primary winding current is a square wave with a time-varying amplitude. The amplitude is a rectified sine with peak $\frac{I_{\mathrm{pk}}}{n}$. Each of the secondary windings conduct only half the time. Using this information, it is possible to show that window area $(1+1 / \sqrt{2}) N_{1} I_{p k} /\left(n K_{w} J\right)$, where $K_{w}$ is the window fill factor and $J$ is the current density. The area product is given in (10), the three-phase power $P_{3 \phi}=1.5 V_{\mathrm{pk}} I_{\mathrm{pk}}$

$$
\begin{equation*}
A_{c} A_{w}=\frac{(1+\sqrt{2}) P_{3 \phi} T_{s}}{6 \sqrt{2} K_{w} J B_{\mathrm{pk}}} \tag{10}
\end{equation*}
$$

## III. Circuit Operation

This section presents detailed circuit operation over a switching cycle $\left(T_{s}\right)$ describing the soft-switching process of the dcside H bridges of the proposed topologies. As the switching strategy is similar for all the three phases, a detailed discussion on the circuit operation of phase $a$ is presented here.

The high-frequency switched dc-side converters are partially soft switched. Soft switching is achieved using device parasitic capacitance $\left(C_{s}\right)$ and transformer leakage and additional series inductance $\left(L_{l k}\right)$. For the ease of analysis, the output filter inductor $\left(L_{f}\right)$ is considered large enough to treat the slowly varying line frequency output current ( $i_{a}$ ) as a constant current $\left(I_{a}\right)$ sink for the analysis of switching transitions. The circuit is shown in Fig. 7. The switching process is described for negative half cycle of the line current $i_{a}$. The switching transitions of the dc-side converter are broadly classified as active to zero state transition and zero to active state transition. Where the active


Fig. 7. Simplified circuit diagram for switching analysis of phase $a$.


Fig. 8. Switching waveforms showing zero to active and active to zero state transitions.


Fig. 9. Simplified circuit diagram during active state.


Fig. 10. Circuit diagram during active to zero state transition.
state is referred to the converter switching state when the applied voltage across the transformer terminals $X_{1} Y_{1}$ is $V_{\mathrm{dc}}$ or $-V_{\mathrm{dc}}$. Zero state is the switching state when $v_{X_{1} Y_{1}}=0$. Switching transition waveforms are shown in Fig. 8.

## A. Active State ( $\mathrm{t}<\mathrm{t}_{0}$ : Fig. 8)

In this state, switches $S_{A 1}$ and $S_{A 4}$ are ON (see Fig. 9) and are conducting a current, $i_{p a}=\frac{I_{a}}{n}$. The switches $S_{A 2}$ and $S_{A 3}$ are blocking the dc voltage $V_{\mathrm{dc}}$. A positive voltage $V_{\mathrm{dc}}$ is applied across the transformer terminals $X_{1} Y_{1}$. In ac side, the diode $D_{a 4}$ and the switch $Q_{a 2}$ are conducting the load current $I_{a}$, whereas


Fig. 11. Equivalent circuit during active to zero state transition.
$D_{a 2}$ is blocking a voltage $2 V_{\mathrm{dc}} / n$. The polarities of transformer voltage and current indicate the active power flow from dc to ac side.

## B. Active State $\Rightarrow$ Zero State $\left(\mathrm{t}_{0}<\mathrm{t}<\mathrm{t}_{1}\right.$ : Fig. 8)

At the beginning of this transition, the switch $S_{A 4}$ is turned OFF. Due to the presence of switch capacitance $C_{s}$, voltage across the device cannot change immediately. Channel current through the device falls first and then the device drain to source voltage starts rising. So, turn OFF of $S_{A 4}$ is a zero voltage transition. The current $i_{p a}$ starts charging the device capacitance of $S_{A 4}$ and discharging the capacitance of $S_{A 3}$ (see Fig. 10). This causes the transformer voltage $v_{X_{1} Y_{1}}$ to fall linearly from $V_{\mathrm{dc}}$. In the ac side, $D_{a 4}$ and $Q_{a 2}$ are conducting. The equivalent circuit in this mode is shown in Fig. 11. The initial conditions are given as: $v_{X_{1} Y_{1}}\left(t_{0}\right)=V_{\mathrm{dc}}, i_{p a}\left(t_{0}\right)=\frac{I_{a}}{n}$. Relevant circuit equations are

$$
\begin{align*}
V_{\mathrm{dc}} & =v_{S A 3}(t)+v_{S A 4}(t) \\
i_{p a}(t) & =\frac{I_{a}}{n} \\
i_{p a}(t) & =C_{s}\left(\frac{d v_{S A 4}}{d t}-\frac{d v_{S A 3}}{d t}\right) \\
v_{X_{1} Y_{1}}(t) & =v_{S A 3}(t) \tag{11}
\end{align*}
$$

where $v_{S A 3}$ and $v_{S A 4}$ are the voltages across the devices $S_{A 3}$ and $S_{A 4}$, respectively. $C_{s}$ is the device capacitance across $S_{A 3}$ and $S_{A 4} . L_{l k}$ is the transformer leakage and additional series inductance. Solving (11)

$$
\begin{equation*}
v_{X_{1} Y_{1}}(t)=V_{\mathrm{dc}}-\left(\frac{I_{a}}{n C_{T}}\right) t \tag{12}
\end{equation*}
$$

where $C_{T}=2 C_{s}$.
The transition ends at $t_{1}$ when $v_{X_{1} Y_{1}}$ reaches 0 , i.e., the device capacitance across $S_{A 3}$ is completely discharged and the body diode of $S_{A 3}$ is forward biased and starts conducting. After $t_{1}, S_{A 4}$ is blocking $V_{\mathrm{dc}}$. The time interval, $t_{a z}=\left(t_{1}-t_{0}\right)$, is estimated as solving (12)

$$
\begin{equation*}
t_{a z}=\frac{n C_{T} V_{\mathrm{dc}}}{I_{a}} \tag{13}
\end{equation*}
$$

## C. Zero State $\left(\mathrm{t}_{1}<\mathrm{t}<\mathrm{t}_{2}\right.$ : Fig. 8)

After $t_{1}$, the transformer terminals $X_{1} Y_{1}$ are shorted through switch $S_{A 1}$ and the body diode of $S_{A 3}$. To ensure zero voltage turn ON of $S_{A_{3}}$, the gating signal is applied after $t_{1}$ when the


Fig. 12. Simplified circuit in zero state.


Fig. 13. Simplified circuit in zero to active state transition in submode I.


Fig. 14. Equivalent circuit of zero to active state transition. (a) In submode I. (b) During resonant oscillation in submode I.
body diode of $S_{A 3}$ is conducting. A simplified circuit diagram is shown in Fig. 12. No active power is transferred from dc to ac side in this state.

## D. Zero State $\Rightarrow$ Active State

The transition starts at $t_{2}$, when the switch $S_{A 1}$ is turned OFF. This transition is divided into three submodes.

1) Submode $I\left(\mathrm{t}_{2}<\mathrm{t}<\mathrm{t}_{3}\right.$ : Fig. 8): A simplified circuit diagram is shown in Fig. 13. Turn OFF of $S_{A_{1}}$ is capacitor assisted ZVS as explained in the case of $S_{A 4}$ in active to zero state transition. The current $i_{p a}$ starts charging the device capacitance of $S_{A 1}$ and discharging the device capacitance of $S_{A 2}$. A negative voltage is applied across $X_{1} Y_{1}$, which forward biases $D_{a 2}$ and $D_{a 2}$ starts conducting. The HFT secondary winding is shorted through $D_{a 2}$ and $D_{a 4}$. The equivalent circuit is shown in Fig. 14. Initial conditions are given as: $v_{S A 1}\left(t_{2}\right)=0, v_{S A 2}\left(t_{2}\right)=V_{\mathrm{dc}}$, and $i_{p a}\left(t_{2}\right)=\frac{I_{a}}{n}$. Relevant circuit equations are

$$
\begin{align*}
C_{s} \frac{d v_{S A 1}(t)}{d t} & =C_{s} \frac{d v_{S A 2}(t)}{d t}+i_{p a}(t) \\
L_{l k} \frac{d i_{p a}(t)}{d t} & =-v_{S A 1}(t) \\
V_{\mathrm{dc}} & =v_{S A 1}(t)+v_{S A 2}(t) . \tag{14}
\end{align*}
$$

Solving (14), the following expressions are obtained

$$
\begin{align*}
i_{p a}(t) & =\frac{I_{a}}{n} \cos \omega_{p} t+\frac{i_{p a}^{\prime}\left(t_{2}\right)}{\omega_{p}} \sin \omega_{p} t \\
v_{S A 1}(t) & =\frac{\omega_{p} L_{l k} I_{a}}{n} \sin \omega_{p} t-L_{l k} i_{p a}^{\prime}\left(t_{2}\right) \cos \omega_{p} t \tag{15}
\end{align*}
$$



Fig. 15. Simplified circuit in zero to active state transition in submode II.
where $\omega_{p}=\frac{1}{\sqrt{L_{l k} C_{T}}}$ and $i_{p a}^{\prime}\left(t_{2}\right)=\left.\frac{d i_{p a}(t)}{d t}\right|_{t_{2}}$.
Here, $i_{p a}^{\prime}\left(t_{2}\right)=0$ as $v_{S A 1}\left(t_{2}\right)=0$. At $t_{3}, v_{S A 1}(t)$ reaches $V_{\mathrm{dc}}$. The capacitor across $S_{A 2}$ is completely discharged and the body diode is forward biased. The time interval, $t_{z a 1}=$ $\left(t_{3}-t_{2}\right)$, is estimated as

$$
\begin{equation*}
t_{z a 1}=\frac{1}{\omega_{p}} \sin ^{-1}\left(\frac{n V_{\mathrm{dc}}}{\omega_{p} L_{l k} I_{a}}\right) \tag{16}
\end{equation*}
$$

The capacitor across $S_{A 2}$ will be completely discharged and the circuit will move to next submode only if

$$
\begin{equation*}
\omega_{p} L_{l k} I_{a} \geq n V_{\mathrm{dc}} \tag{17}
\end{equation*}
$$

Else the circuit will experience resonant oscillation with angular frequency $\omega_{p}$, i.e., before $v_{S A 2}$ becomes zero, $i_{p a}$ will be negative and will start charging and discharging the capacitances across $S_{A 2}$ and $S_{A_{1}}$, respectively. The circuit moves back and forth between Fig. 14(a) and (b) till next switching transition, i.e., till the gating pulse of $S_{A 2}$ is applied. And this turn ON of $S_{A 2}$ will be hard switching, as capacitance across the device is not completely discharged. If (17) is satisfied, at $t_{3}, i_{p a}(t)$ is given as

$$
\begin{equation*}
i_{p a}\left(t_{3}\right)=\frac{\sqrt{\left(\omega_{p} L_{l k} i_{p a}\left(t_{2}\right)\right)^{2}-\left(V_{\mathrm{dc}}\right)^{2}}}{\omega_{p} L_{l k}} \tag{18}
\end{equation*}
$$

2) Submode II ( $\mathrm{t}_{3}<\mathrm{t}<\mathrm{t}_{4}$ : Fig. 8): In this submode, body diodes of $S_{A 2}$ and $S_{A 3}$ conduct $i_{p a}(t)$. A simplified circuit diagram is shown in Fig. 15. As $-V_{\mathrm{dc}}$ is applied across $L_{l k}$ [see Fig. 16(a)], $i_{p a}$ falls linearly

$$
\begin{equation*}
i_{p a}(t)=i_{p a}\left(t_{3}\right)-\frac{V_{\mathrm{dc}}}{L_{l k}} t \tag{19}
\end{equation*}
$$

This mode ends when $i_{p a}$ reaches zero at $t_{4}$. The time interval, $t_{z a 2}=\left(t_{4}-t_{3}\right)$, is given as

$$
\begin{equation*}
t_{z a 2}=i_{p a}\left(t_{3}\right) \frac{L_{l k}}{V_{\mathrm{dc}}} \tag{20}
\end{equation*}
$$

To ensure ZVS turn ON of $S_{A_{2}}$, gating signal is applied during this interval. Dead time (DT) between the gating signals of $S_{A_{1}}$ and $S_{A_{2}}$ must be

$$
\begin{equation*}
t_{z a 1} \leq \mathrm{DT} \leq\left(t_{z a 1}+t_{z a 2}\right) \tag{21}
\end{equation*}
$$

From (16) and (20), due to dependence on the initial conditions of $i_{p a}(t), t_{z a 1}$ and $t_{z a 2}$ varies over a line cycle. With fixed DT switching signals and for a given load, (21) will not be satisfied in some part of the line cycle, which will result in hard switching of $S_{A 2}$. It is seen that near zero-crossing of the line current when $I_{a}$ is small, (21) is not satisfied. But as the current magnitude is small, resulting switching loss is less.


Fig. 16. Equivalent circuit of zero to active state transition. (a) In submode II. (b) In submode III.


Fig. 17. Simplified circuit in zero to active state transition in submode III.


Fig. 18. Simplified circuit in next active state.
3) Submode III ( $\mathrm{t}_{4}<\mathrm{t}<\mathrm{t}_{5}$ : Fig. 8): A simplified circuit diagram in this submode is shown in Fig. 17. After $t_{4}, i_{p a}$ starts flowing in the opposite direction as the switches $S_{A_{2}}$ and $S_{A 3}$ are ON and $-V_{\mathrm{dc}}$ is still applied across $L_{l k}$ [see equivalent circuit in Fig. 16(b)]. $i_{p a}$ can be expressed as

$$
\begin{equation*}
i_{p a}(t)=-\frac{V_{\mathrm{dc}}}{L_{l k}} t \tag{22}
\end{equation*}
$$

This mode ends at $t_{5}$ when $i_{p a}=-\frac{I_{a}}{n}$.

## E. Active state ( $\mathrm{t}>\mathrm{t}_{5}$ : Fig. 8)

At $t_{5}$, current through $D_{a 4}$ becomes zero. The applied voltage polarity across the transformer terminal $X_{1} Y_{1}$ reverse biases the diode $D_{a 4}$. Simplified circuit schematic is shown in Fig. 18. The circuit is in the next active state.

The above discussion shows the polarity reversal of transformer primary voltage and current in one half of the switching cycle. In remaining half of the switching cycle, another two state transitions take place-active to zero state transition $\left(S_{A 3}\right.$ is turned OFF and $S_{A 4}$ is turned ON) followed by zero to active state transition ( $S_{A 2}$ is turned OFF and $S_{A 1}$ is turned ON). Similar switching process and circuit analysis are followed in these switching state transitions. In positive half-cycle of the line current $i_{a}$, the diodes $D_{a 1}, D_{a 3}$ and the switch $Q_{a 1}$ take part in conduction and switching process. The operation of the primary H bridge remains same.

## IV. Simulation and Experimental Results

The modulation strategy and switching techniques of the proposed topologies discussed so far are simulated in


Fig. 19. $3 \phi$ Hardware prototype.

TABLE I
Component Used

| Component | Particulars |
| :---: | :---: |
| Active switches | SKM75GBB123D $(1200 \mathrm{~V}, 75 \mathrm{~A})$ |
| Diode | MEE 75-12 DA $(1200 \mathrm{~V}, 75 \mathrm{~A})$ |
|  | Turns ratio $\left(N_{1}: N_{2}: N_{2}\right)-51: 34: 34$, |
| HFT | Enamelled copper wire-21 SWG, |
|  | Core material- ferrite E80/38/20, |
| $L_{m}=23 m H, L_{l k T}=6-8 \mu H$ |  |
| Series induc- | $36 \mu H$ |
| tor with HFT | $L_{f}=2.3 m H$ |
| Filter inductor | $10 \mu F$ |
| Filter capacitor | Controller |

MATLAB/Simulink and experimentally verified on the laboratory prototype (see Fig. 19). Table I shows the details of the hardware prototype. The switching frequency of the dc-side converter is 20 kHz , whereas ac-side active switches are switched at 50 Hz . A DSP-FPGA-based system on chip ( SoC ) controller platform (Xilinx Zynq-7000) is used to generate required PWM signals of the converter. Optically isolated intelligent gate driver ICs (ACPL-339J) with $15-\Omega$ gate resistance are used to drive the insulated gate bipolar transistor (IGBT) devices. An effective dead time of 600 ns is provided between the gating signals of top and bottom IGBT devices of an IGBT module. For threewinding high-frequency transformers ferrite E core (E80/38/20) from the EPCOS are used. The converter is modulated in open loop at the operating conditions given in Table II. As described in the modulation section, in order to generate the ac output voltage, one requires reference signals $v_{\text {ref }(a, b, c)}(t)$. These reference voltages are generated from three-phase balanced internal sinusoidal signals at frequency $f_{o}$. In order to compute the amplitude $m$, given the turns ratio $n$ and $V_{\mathrm{dc}}$, we need to find the value of $V_{\mathrm{pk}}$.
The converter can support only instantaneous unidirectional power flow. So, $\bar{v}_{j n_{t}}$ and line currents $i_{a, b, c}$ must be in phase. Fig. 20 shows per phase equivalent circuit (here for phase $a$ ) of the converter connected to the grid along with the phasor

TABLE II
Operating Condition of the $3 \phi$ Topology

| Parameter | Values |
| :---: | :---: |
| Output Power, $P_{3 \phi}(\mathrm{~kW})$ | 6.2 |
| DC input, $V_{d c}(\mathrm{~V})$ | 440 |
| Grid voltage peak, $V_{g p k}(\mathrm{~V})$ | 252 |
| Output frequency, $f_{o}(\mathrm{~Hz})$ | 50 |




Fig. 20. Equivalent circuit showing grid connection of the converter and phasor diagram corresponding to phase $a$.


Fig. 21. Grid is modeled as parallel $R C$ branch for a particular operating point.
diagram for the line frequency ( $f_{o}$ ) components. Equation (23) represents the phasor diagram and can be solved along with the fact that $P_{3 \phi}=1.5 V_{\mathrm{pk}} I_{\mathrm{pk}}$, to find $V_{\mathrm{pk}}$ in terms of the parameters given in Tables I and II, (24). Once, $V_{\mathrm{pk}}$ is known one can determine $I_{\mathrm{pk}}$ from $P_{3 \phi}$

$$
\begin{align*}
V_{\mathrm{pk}} \angle 0^{\circ} & =V_{\mathrm{gpk}} \angle-\theta+j X_{f} I_{\mathrm{pk}} \angle 0^{\circ} \\
V_{\mathrm{pk}} & =\left(\frac{V_{\mathrm{gpk}}^{2}}{2}+\sqrt{\frac{V_{\mathrm{gpk}}^{4}}{4}-\left(\frac{X_{f} P_{3 \phi}}{3}\right)^{2}}\right)^{1 / 2} \tag{24}
\end{align*}
$$

where $X_{f}=\omega_{o} L_{f}$. The line current leads the grid voltage by $\theta=\cos ^{-1}\left(\frac{V_{\mathrm{pk}}}{V_{\mathrm{gpk}}}\right)$. The line current has an in phase ( $I_{a R}=$ $I_{\mathrm{pk}} \cos \theta$ ) and a leading quadrature ( $I_{a C}=I_{\mathrm{pk}} \sin \theta$ ) component with respect to the grid voltage (see Fig. 21). Because the power is unidirectional, the grid can be modeled as parallel $R C$ network for a particular operating point, $V_{\mathrm{gpk}}$ and $P_{3 \phi}$ (see Fig. 21), where the value of $R=\frac{V_{\mathrm{gpk}}}{I_{a R}}$ and $C=\frac{I_{a} C}{\omega_{o} V_{\mathrm{gpk}}}$.

## A. Experimental Validation of Modulation Strategy

This section presents key simulation and experimental results to validate the modulation strategy of the proposed $3 \phi$ converter (see Fig. 2).

Fig. 22(a) and (b) shows the grid voltage waveforms $v_{g-a, b, c}$ obtained from the simulation and the experiment, respectively. The experimental result have a peak of approximately 250 V , whereas the simulation result peak is 253 V . The high-frequency


Fig. 22. Output phase voltages ([CH1] c phase voltage ( $100 \mathrm{~V} /$ div.), [CH2] a phase voltage ( $100 \mathrm{~V} / \mathrm{div}$. ), and [CH3] $b$ phase voltage ( $100 \mathrm{~V} / \mathrm{div}$.$) . Time scale$ $4 \mathrm{~ms} /$ div. ). (a) Simulation. (b) Experimental. Output current waveforms ([CH1] c phase current ( $10 \mathrm{~A} / \mathrm{div}$.), [CH2] $a$ phase current ( $10 \mathrm{~A} / \mathrm{div}$.), and [CH3] $b$ phase current (10 A/div.). Time scale $4 \mathrm{~ms} / \mathrm{div}$.). (c) Simulation. (d) Experimental.
switching ripple in the pole voltages is filtered by the low pass filter formed by $L_{f}$ and $R-C$. Both simulation and experimental results of the line currents have a peak 16.4 A [see Fig. 22(c) and (d)]. Fig. 23(a) and (b) shows the grid voltage, line current, and pole voltage with respect to load neutral $\left(n_{t}\right)$ and pole voltage with respect to the transformer neutral point $(N)$ of phase $a$. The line current $i_{a}$ leads the load voltage $v_{g a}$ by an angle $2.77^{\circ}$. Due to the presence of switching frequency common-mode voltage, the instantaneous waveforms of $v_{a N}$ and $v_{a n_{t}}$ are not same. Fig. 23(c) and (d) presents the gate-emitter voltages of $Q_{a 1}$ and $Q_{a 2}$ along with the pole voltages w.r.t $N$ and line current of phase $a$. These figures show that $Q_{a 1}$ and $Q_{a 2}$ are complementary switched at line frequency and $Q_{a 1}$ is conducting when the line current $i_{a}$ is positive. The primary voltage of the transformer along with the primary current corresponding to phase $a$ is shown in Fig. 24(b) over a line cycle. An expanded view of Fig. 24(b) over two switching cycles $\left(2 T_{s}\right)$ is shown in Fig. 24(d). The figure shows the applied voltsecond across the transformer primary over a switching cycle $\left(T_{s}\right)$ is zero. The primary current in the experimental result has high-frequency oscillation due to the parasitic capacitance of the diode bridge which is not included in the simulation. The input voltage and the magnetizing current waveform of the HFT of phase $a$ are presented in Fig. 24(e) and (f). The magnetizing current is obtained by exciting the system at no load. The experimental result of the magnetizing current contains highfrequency oscillation at switching transitions. This oscillation
appears mainly due to the leakage inductance and interturn and interwinding parasitic capacitances of the transformer. These parasitic capacitances are neglected in the simulation. High frequency flux balance is clearly observed from the experimental result. Fig. 25(a) and (b) presents the input dc bus voltage and input dc current. The current has high frequency switching ripple. Fig. 25(d) shows the simulation and experimental results of the pole voltages with respect to HFT neutral, i.e., $v_{(a, b, c) N}$ and $v_{N n_{t}}$. The high frequency $v_{N n_{t}}$ causes the common mode current to circulate in the secondary of the converter, which can be limited by using common mode choke.

To verify the modulation strategy of the multilevel converter in Fig. 3, a prototype is used with two cascaded modules $(p=2)$ in the ac side per phase. Simulation and experimental results are presented corresponding to phase $a$. Experiments are done with $V_{\mathrm{dc}}=600 \mathrm{~V}, V_{\mathrm{gpk}}=650 \mathrm{~V}$ and per phase output power $P_{\phi}=3.5 \mathrm{~kW}$. Fig. 26(b) shows the output voltage of module$1\left(v_{R_{1} S_{1}}\right)$, module-2 $\left(v_{R_{2} S_{2}}\right)$ and the resultant output voltage ( $v_{R_{1} S_{2}}$ ). The grid phase voltage and line current waveforms are shown in Fig. 26(d). The observed line current peak is 11 A .

## B. Experimental Verification of Soft Switching

In this section, results corresponding to switching transitions of dc-side H bridges are shown to validate soft switching of the converter. Switching transitions of the dc-side H bridge corresponding to phase $a$ is considered for discussion. Fig. 27 shows


Fig. 23. Pole voltage waveforms ([CH1] Load voltage ( $250 \mathrm{~V} / \mathrm{div}$.), [ CH 2$]$ line current ( $20 \mathrm{~A} / \mathrm{div}$. ), [CH3] pole voltage w.r.t load neutral ( $250 \mathrm{~V} / \mathrm{div}$.), and [CH4] pole voltage w.r.t transformer neutral ( $250 \mathrm{~V} / \mathrm{div}$.) of phase $a$. Time scale $4 \mathrm{~ms} / \mathrm{div}$.). (a) Simulation. (b) Experimental. Line frequency switching ([CH1] Gate-emitter voltage of $Q_{a 1}$ (25V/div.), [CH2] gate-emitter voltage of $Q_{a 2}$ ( $25 \mathrm{~V} / \mathrm{div}$.), [CH3] pole voltage w.r.t transformer neutral (250V/div.), and [CH4] line current (20A/div.) of phase $a$. Time scale $4 \mathrm{~ms} /$ div.). (c) Simulation. (d) Experimental.
the gating signals of one leg of the dc-side H bridge $\left(S_{A 1,2}\right)$ along with primary voltage and current waveforms over two switching cycles.

Fig. 28 shows the zero to active state transition. In Fig. 27, the transition is marked using red-dotted circle. Before the transition, $S_{A 1}$ and body diode of $S_{A 3}$ are conducting (see Fig. 12). A zero voltage is applied across the transformer terminals $X_{1} Y_{1}$. The experimental result shows the switching transition from $S_{A 1}$ to $S_{A 2}$. At the end of this transition, -600 V is applied across $X_{1} Y_{1}$. At $t_{2}^{-}$, the gating signal of $S_{A 1}$ is removed. After sometime at $t_{2}$, when gate-emitter voltage of $S_{A 1}, v_{\mathrm{GE}, S_{A 1}}$ is almost zero, the voltage across $S_{A 1}$ starts rising resulting change in voltage $v_{X_{1} Y_{1}}$, as shown in Fig. 28, which implies the channel current of $S_{A 1}$ is zero before the voltage across the device starts to rise. The delay in voltage rise is caused by the device capacitance across the collector-emitter terminals of $S_{A 1}$. This results in ZVS turn OFF of $S_{A 1}$. In between $t_{2}$ and $t_{3}$ (see Fig. 28), the transformer current $i_{p a}$ charges the capacitance across $S_{A 1}$ and discharges capacitor across $S_{A 2}$. The $L C$ dynamics given by (15) are clearly visible from the nonlinear change of $i_{p a}$ and $v_{X_{1} Y_{1}}$ in Fig. 28. At $t_{3}$, when $v_{X_{1} Y_{1}}$ is -600 V , the capacitor across $S_{A 2}$ is completely discharged and the body diode of $S_{A 2}$
comes into conduction. Between $t_{3}$ to $t_{4}$ (see Fig. 28), a linear fall $i_{p a}$ verifies (19). To achieve ZVS turn ON of $S_{A 2}$, gating pulse is applied in between $t_{3}$ and $t_{4}$ (when the body diode is conducting), as seen from $v_{\mathrm{GE}, S A 2}$ in Fig. 28. At $t_{4}$, the primary current $i_{p a}$ becomes zero. After $t_{4}$, linear fall of $i_{p a}$ continues as per (22) and is shown in Fig. 28, $i_{p a}$ becomes negative. Switches $S_{A 2}$ and $S_{A 3}$ start conducting $i_{p a}$.

Using experimentally obtained datasets with the dynamic circuit equations obtained in Section III, transformer series inductance and device capacitances can be estimated. The estimated results are validated against actual measured quantity. Using (18), $\omega_{p} L_{l k}$ can be expressed as

$$
\begin{equation*}
\omega_{p} L_{l k}=\frac{V_{\mathrm{dc}}}{\sqrt{i_{p a}^{2}\left(t_{2}\right)-i_{p a}^{2}\left(t_{3}\right)}} \tag{25}
\end{equation*}
$$

Again, from (20)

$$
\begin{equation*}
L_{l k}=\frac{V_{\mathrm{dc}}}{i_{p a}\left(t_{3}\right)}\left(t_{4}-t_{3}\right) \tag{26}
\end{equation*}
$$

For different $V_{\mathrm{dc}}$ and load current $i_{a}$, the following parameters are experimentally obtained: $i_{p a}\left(t_{2}\right), i_{p a}\left(t_{3}\right),\left(t_{3}-t_{2}\right)$, and


Fig. 24. Over a line cycle (HFT [CH1] input voltage ( $250 \mathrm{~V} / \mathrm{div}$.) and [CH2] input current ( $10 \mathrm{~A} / \mathrm{div}$.). Time scale $2 \mathrm{~ms} /$ div.). (a) Simulation. (b) Experimental. Over a switching cycle (HFT [CH1] input voltage ( $250 \mathrm{~V} / \mathrm{div}$.) and [CH4] input current ( $10 \mathrm{~A} / \mathrm{div}$.). Time scale $10 \mu \mathrm{~s} / \mathrm{div}$.) (c) Simulation. (d) Experimental. HFT ([CH1] input voltage ( $250 \mathrm{~V} /$ div.) and [CH2] magnetizing current (1 A/div.). Time scale $10 \mu \mathrm{~s} / \mathrm{div}$.). (e) Simulation. (f) Experimental.
$\left(t_{4}-t_{3}\right)$. Using these values with (25) and $26, L_{l k}, \omega_{p}$, and $C_{T}$ are estimated and tabulated in Table III. The measured value of $L_{l k}$ and $C_{T}$ are given in Table IV. The measured and estimated values are close. This verifies the theoretical analysis presented in Section III for zero to active state transition.

At the end of zero to active state transition $\left(t>t_{5}\right)$, a high frequency ringing is observed in transformer current $i_{p a}$ (see Fig. 27). Diode parasitic capacitance and transformer series inductance forms the resonating circuit resulting this high frequency ringing.

Fig. 29 shows the active to zero state transition. In Fig. 27, the transition is marked in blue-dotted circle. Before this transition, $S_{A 1}$ and $S_{A 4}$ were conducting and $V_{\mathrm{dc}}$ was applied across the transformer terminal $X_{1} Y_{1}$ (see Fig. 9). At $t_{0}^{-}$, gating signal of $S_{A 4}$ is withdrawn. After some time when gate-emitter voltage of $S_{A 4}, v_{\mathrm{GE}, S A 4}$ is almost zero (below device threshold voltage 5.5 V ), the voltage across $S_{A 4}$ starts to rise (which is indicated by the fall in $v_{X_{1} Y_{1}}$ ). So, by the time device voltage starts rising, channel current through the device is zero. This indicates a ZVS turn OFF of $S_{A 4}$. The delay in voltage rise across $S_{A 4}$ is due


Fig. 25. DC input ([CH1] Input dc voltage ( $250 \mathrm{~V} / \mathrm{div}$. ) and [CH2] Input dc current ( $20 \mathrm{~A} / \mathrm{div}$.). Time scale $2 \mathrm{~ms} / \mathrm{div}$.). (a) Simulation. (b) Experimental. Common mode voltage ([CH1] $v_{a N}(500 \mathrm{~V} /$ div. $)$, [CH2] $v_{b N}(500 \mathrm{~V} / \mathrm{div}$.$) , [CH3] v_{c N}(500 \mathrm{~V} / \mathrm{div}$.$) , and [CH4] v_{N n_{t}}$ ( $\left.500 \mathrm{~V} / \mathrm{div}.\right)$. Time scale $\left.2 \mathrm{~ms} / \mathrm{div}.\right)$. (c) Simulation. (d) Experimental.


Fig. 26. Pole voltages of multilevel topology (see Fig. 3) ([CH1] pole voltage of module-1 (250V/div.), [CH2] pole voltage of module-2 (250V/div.), and [CH3] combined pole voltage of two modules ( $500 \mathrm{~V} / \mathrm{div}$.). Time scale $4 \mathrm{~ms} / \mathrm{div}$.). (a) Simulation. (b) Experimental. Load voltage and current waveform of the multilevel topology corresponding to phase $a$. ([CH1] load voltage (250V/div.) and [CH3] load current (5A/div.). Time scale $4 \mathrm{~ms} / \mathrm{div}$.) (c) Simulation. (d) Experimental.


Fig. 27. [CH1] Gate-emitter voltage of $S_{A 2}(25 \mathrm{~V} /$ div. $)$, [CH2] gate-emitter voltage of $S_{A 1}(25 \mathrm{~V} /$ div.), [CH3] HFT input voltage( $250 \mathrm{~V} / \mathrm{div}$.$) , and [CH4]$ HFT input current ( $5 \mathrm{~A} /$ div). Time $10 \mu \mathrm{~s} /$ div.


Fig. 28. Zero to active state transition: [CH1] gate-emitter voltage of $S_{A 1}(10 \mathrm{~V} /$ div. ), [CH2] HFT input voltage( $250 \mathrm{~V} /$ div.), [CH3] gate-emitter voltage of $S_{A 2}(10 \mathrm{~V} /$ div. $)$, and $[\mathrm{CH} 4]$ HFT input current (2 A/div). Time $200 \mathrm{~ns} /$ div.
to parasitic capacitance across the device as the voltage cannot change instantaneously across a capacitance. At $t_{1}$, when the voltage across $S_{A 4}$ reaches 600 V , the voltage across $S_{A 3}$ is zero and the body diode of $S_{A_{3}}$ is forward biased. The transformer terminal $X_{1} Y_{1}$ is shorted through $S_{A 1}$ and body diode of $S_{A 3}$. After some time of this instant, at $t_{1}^{+}$, gating signal of $S_{A 3}$ is applied to turn it ON. As the body diode is in conduction, this ensures ZVS turn ON of $S_{A 3}$.

## V. Loss Estimation and Target Design

## A. Analytical Estimation of Converter Power Loss

Fig. 30(a) shows the different stages of the converter module corresponding to phase $a$. Closed form expressions of power losses in active switches and diodes are given in this section. Phase $b$ and phase $c$ switches have similar loss expressions. Over a switching cycle in the dc bridge, $S_{A 1}-S_{A 4}$ and the antiparallel diodes of $S_{A 3}$ and $S_{A 4}$ take part in conduction. The conduction losses of these switches and the antiparallel diodes are given in the following equations:

$$
\begin{align*}
& P_{C_{S A 1}}=P_{C_{S A 2}}=\frac{V_{\mathrm{CE}_{p}} I_{\mathrm{pk}}}{n \pi}+\frac{R_{\mathrm{CE}_{p}} I_{\mathrm{pk}}^{2}}{4 n^{2}}  \tag{27}\\
& P_{C_{S A 3}}=P_{C_{S A 4}}=\frac{m V_{\mathrm{CE}_{p}} I_{\mathrm{pk}}}{4 n}+\frac{m R_{\mathrm{CE}_{p}} I_{\mathrm{pk}}^{2}}{1.5 \pi n^{2}} \tag{28}
\end{align*}
$$

$$
\begin{align*}
P_{C_{D, S A 3}}= & P_{C_{D, S A 4}}=\frac{V_{D_{p}} I_{\mathrm{pk}}}{\pi n}+\frac{R_{D_{p}} I_{\mathrm{pk}}^{2}}{4 n^{2}}-\frac{m V_{D_{p}} I_{\mathrm{pk}}}{4 n} \\
& -\frac{m R_{D_{p}} I_{\mathrm{pk}}^{2}}{1.5 \pi n^{2}} \tag{29}
\end{align*}
$$

where $V_{\mathrm{CE}_{p}}$ and $R_{\mathrm{CE}_{p}}$ are ON state collector-emitter voltage drop and ON state resistance, respectively, of the IGBT. $V_{D_{p}}$ and $R_{D_{p}}$ are forward voltage drop and ON state resistance, respectively, of the antiparallel diodes of $S_{A 3}$ and $S_{A 4}$.

The range of soft turn ON of $S_{A 1}-S_{A 4}$ in one half of line cycle is indicated as $\left(\theta_{1}, \pi-\theta_{1}\right)$, as shown in Fig. 30(b). The shaded region indicates hard turn ON zone of the dc bridge over a line cycle for a given load. For a given dead time DT, the range of soft turn ON is estimated as follows. $\theta_{1}$ of switch pair $S_{A 1}-S_{A 2}$ can be obtained by solving the following equations simultaneously when $\omega_{p} L_{l k} I_{s} \geq n V_{\mathrm{dc}}$ :

$$
\begin{align*}
\theta_{1_{S A 1,2}} & =\frac{\pi I_{s}}{2 I_{\mathrm{pk}}} \\
I_{s} & =\frac{n V_{\mathrm{dc}}}{\omega_{p} L_{l k}} \sqrt{1+\left(\omega_{p} t_{z a 2}\right)^{2}} \\
t_{z a 2} & =\mathrm{DT}-\frac{1}{\omega_{p}} \sin ^{-1}\left(\frac{n V_{\mathrm{dc}}}{\omega_{p} L_{l k} I_{s}}\right) \tag{30}
\end{align*}
$$

$\theta_{1}$ of switch pair $S_{A 3}-S_{A 4}$ is expressed in as follows:

$$
\begin{equation*}
\theta_{1_{S A 3,4}}=\frac{n \pi}{I_{\mathrm{pk}}}\left(\frac{V_{\mathrm{dc}} C_{s}}{\mathrm{DT}}\right) . \tag{31}
\end{equation*}
$$

The turn OFF of $S_{A 1}-S_{A 4}$ are capacitor assisted soft transition. In this paper, the range of soft turn OFF is not derived. In loss calculation, the zone of soft turn ON is also considered as zone of soft turn OFF of the dc bridge. The switching loss of the dc bridge switches is expressed in the following equation:

$$
\begin{equation*}
P_{S_{S A i}}=\frac{2 V_{\mathrm{dc}} I_{\mathrm{pk}}}{n \pi T_{s}}\left(\frac{E_{\mathrm{ON}_{R}}+E_{\mathrm{OFF}_{R}}}{V_{C C} I_{C}}\right)\left(1-\cos \theta_{1_{S A i}}\right) \tag{32}
\end{equation*}
$$

where $i \in 1,2,3,4 . E_{\mathrm{ON}, R}$ and $E_{\mathrm{OFF}, R}$ are the turn ON and turn OFF energy losses of the IGBT at rated condition- $V_{C C}, I_{C}$, respectively. Conduction losses of $Q_{a 1}-Q_{a 2}$ and $D_{a 1}-D_{a 4}$ are given in the following equation:

$$
\begin{align*}
P_{C_{Q a 1}} & =P_{C_{Q a 2}}=\frac{V_{\mathrm{CE}_{s}} I_{\mathrm{pk}}}{\pi}+\frac{R_{\mathrm{CE}_{s}} I_{\mathrm{pk}}^{2}}{4}  \tag{33}\\
P_{C_{D a i}} & =\frac{V_{D_{s}} I_{\mathrm{pk}}}{2 \pi}+\frac{R_{D_{s}} I_{\mathrm{pk}}^{2}}{8} \tag{34}
\end{align*}
$$

where $V_{\mathrm{CE}_{s}}$ and $R_{\mathrm{CE}_{s}}$ are ON state collector-emitter voltage drop and ON state resistance, respectively, of the IGBT. $V_{D_{s}}$ and $R_{D_{s}}$ are forward voltage drop and ON state resistance of the diode, respectively. Copper loss of the HFT is given as

$$
\begin{equation*}
P_{c u, \mathrm{HFT}}=R_{\mathrm{AC}, p} I_{a p}^{2}+\left(R_{\mathrm{AC}, s_{1}}+R_{\mathrm{AC}, s_{2}}\right) I_{a s}^{2} . \tag{35}
\end{equation*}
$$

$I_{a p}=\frac{I_{\mathrm{pk}}}{n \sqrt{2}}$ and $I_{a s}=\frac{I_{\mathrm{pk}}}{2}$ are the RMS currents of primary and secondary windings of the HFT, respectively. $R_{\mathrm{AC}, p}$ and $R_{\mathrm{AC}, s_{1}}$ and $R_{\mathrm{AC}, s_{2}}$ are the primary and secondary winding resistances of the HFT at the operating frequency.

TABLE III
Estimated $L_{l k}, \omega_{p}$, and $C_{T}$ From experimental Data

| Experimentally observed |  |  |  |  | Estimated |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{d c}(\mathrm{~V})$ | $i_{p a}\left(t_{2}\right)(\mathrm{A})$ | $i_{p a}\left(t_{3}\right)(\mathrm{A})$ | $\left(t_{3}-t_{2}\right)(\mathrm{ns})$ | $\left(t_{4}-t_{3}\right)(\mathrm{ns})$ | $\omega_{p} L_{l k}(\Omega)$ | $\omega_{p}(r a d / s)$ | $L_{l k}(\mu H)$ | $C_{T}(n F)$ |
| 200 | 1.85 | 1.05 | 330 | 250 | 131 | 2757435 | 47.6 | 2.76 |
| 300 | 3.2 | 2.3 | 280 | 360 | 134 | 2871592 | 46.9 | 2.58 |
| 400 | 4 | 2.5 | 320 | 330 | 128 | 2426184 | 52.8 | 3.2 |
| 500 | 6.1 | 4.5 | 280 | 440 | 121 | 2483401 | 48.9 | 3.3 |
| 600 | 6.4 | 4.4 | 300 | 360 | 129 | 2629803 | 49 | 2.94 |

TABLE IV
Measured $L_{l k}$ AND $C_{T}$

| $L_{l k}(\mu H)$ | $C_{T}(n F)$ |
| :---: | :---: |
| 53 | 3.06 |



Fig. 29. Active to zero state switching transition: [CH1] gate-emitter voltage of $S_{A 3}(10 \mathrm{~V} /$ div.), [CH2] HFT input voltage( $250 \mathrm{~V} /$ div.), [CH3] gateemitter voltage of $S_{A 4}(10 \mathrm{~V} /$ div.), and [CH4] HFT input current (2 A/div). Time $200 \mathrm{~ns} /$ div.

## B. Experimentally Measured Converter Power Loss

In Fig. 31(a), experimentally obtained converter efficiency is plotted against the variation of output power from 1 to 5.3 kW . The dc voltage is kept fixed at 420 V . The maximum efficiency of $90.6 \%$ is observed at 3 kW . Fig. 31(b) presents the variation of power losses of different stages of the converter with output power variation and these losses are obtained experimentally. The dc bridge has maximum power loss throughout the entire output power range. With increase in output power level, a significant reduction $(2.5 \%)$ of dc bridge power loss is observed. The switching loss contributes major portion of the dc bridge power loss. With the increase of output power level, the line current peak $I_{\mathrm{pk}}$ increases. As shown in (30) and (31), $\theta_{1}$ decreases with the increase of $I_{\mathrm{pk}}$, results in increase of soft turn on range $\left(\theta_{1}, \pi-\theta_{1}\right)$ over one half of the line cycle. The ac bridge has low ( $1.51 \%$ ) and flat loss profile throughout the output power range. The flat loss profile indicates that major loss in the ac bridge is dominated by conduction loss of the diodes and active switches. The line frequency switching of the ac-side active switches incurring negligible switching loss results in low loss in the ac bridge. In Fig. 32(a), power
loss distribution of the converter is shown as bar diagram at $4.64-\mathrm{kW}$ output power. The analytically estimated power losses at the different stages of the converter are matched with the experimentally obtained losses. The dc bridge contributes around 260 W out of 500 W of total loss. In Fig. 32(b), a pie chart is presented showing percentage loss contribution of the different stages of the converter at $4.64-\mathrm{kW}$ output power. The dc bridge incurs more than $50 \%$ of total power loss, whereas line frequency switched ac bridge contributes only $17 \%$. The benefit of the proposed modulation strategy with line frequency switched ac side compared to conventional high frequency hard switching based ac-side modulation strategy is clearly seen. Fig. 33 presents the dc bridge losses over a variation of output power $3-5 \mathrm{~kW}$. The figure shows that the analytically estimated dc bridge losses are closely matched with the experimentally obtained values. The figure also presents the losses corresponding to completely hard-switched dc-side converter. Soft switching results in 1.5 times reduction of the losses in the dc bridge of the proposed $3 \phi$ HFL inverter and thus improving the overall converter efficiency.

## C. Converter Design for Target Application

The proposed topology is targeted for grid integration of utility scale photovoltaic systems with hundreds of kW to few MW power level. A sample design of $200-\mathrm{kW}$ system with $800-\mathrm{V}$ dc input and $415-\mathrm{V}, 50-\mathrm{Hz}$ line output is discussed. The switching frequency of the dc bridge converter is 20 kHz . In the design, the following parameters are considered as base quantities: $V_{\text {base }}=415, P_{\text {base }}=200 \mathrm{~kW}, I_{\text {base }}=\frac{P_{\text {base }}}{\sqrt{3} V_{\text {base }}}=278 \mathrm{~A}$, and $Z_{\text {base }}=\frac{V_{\text {base }}}{\sqrt{3} I_{\text {base }}}=0.86 \Omega$. The line choke is designed as $5 \%$ of the base impedance. Using (24), peak value ( $V_{\mathrm{pk}}$ ) of the fundamental component of the converter phase voltage output is estimated to be 338.4 V . The peak converter output current $I_{\mathrm{pk}}$ is estimated as 394 A . Considering the maximum modulation index ( $m_{\max }$ ) 0.85 , the transformer primary to secondary turns ratio $n=\frac{m_{\max } V_{\mathrm{dc}}}{V_{\mathrm{pk}}}=2$. Due to center tap winding structure of HFT, the blocking voltage of the ac-side devices and diodes is $\frac{2 V_{\mathrm{dc}}}{n}=800 \mathrm{~V}$ and the current rating should be 394 A . SEMIKRON IGBT module SKM450GB12T4 with voltage and current ratings of 1200 V and 450 A , respectively, is selected for ac-side converter active switches. IXYS 1200-V, 450-A fast

(a)

(b)

Fig. 30. (a) Module corresponding to phase $a$ of the $3 \phi$ HFL topology. (b) Shaded area showing hard-switching region of dc-side switches over a line cycle.


Fig. 31. (a) Efficiency of the proposed $3 \phi$ HFL inverter. (b) Power loss at different stages of $3 \phi$ HFL inverter.


Fig. 32. (a) Power loss break down at 4.64-kW output power obtained experimentally and analytically. (b) Percentage loss distribution shown at $4.64-\mathrm{kW}$ output power obtained experimentally.


Fig. 33. DC-side HF H bridge power loss: experimental, analytical, and complete hard switched.
recovery diode module MEO 450-12 DA is considered for the ac-side diode bridge. The three winding HFT primary current rating $\frac{I_{\mathrm{pk}}}{\sqrt{2} n}=138.6 \mathrm{~A}$ and the secondary winding current rating is $\frac{I_{\mathrm{pk}}}{2}=197 \mathrm{~A}$. The base impedance in HFT primary is given by $Z_{\text {base }, p}=n^{2} Z_{\text {base }}=3.48 \Omega$. A high-frequency inductor with impedance $30 \%$ of $Z_{\text {base }, p}$ is designed and connected in series with the HFT primary to increase the ZVS turn ON range of the dc-side bridge devices. Required voltage blocking and current-carrying capabilities are 800 V and 196 A , respectively. SEMIKRON IGBT half bridge module SKM400GB125D with voltage rating 1200 V and current rating 300 A is selected for dc-side active switches. Table V summarizes the target design of $200-\mathrm{kW}$ converter. The analytically estimated converter efficiency at the operating point is $95.6 \%$.

TABLE V
200-KW TARGET DESIGN PARAMETER

| Parameter | Values |
| :---: | :---: |
| Output Power, $P_{3 \phi}(\mathrm{~kW})$ | 200 |
| DC input, $V_{d c}(\mathrm{~V})$ | 800 |
| Grid line voltage $(\mathrm{V})$ | 415 |
| Grid frequency $(\mathrm{Hz})$ | 50 |
| Switching frequency $(\mathrm{kHz})$ | 20 |
| Modulation index $(\mathrm{m})$ | 0.85 |
| HFT primary peak current (A) | 196 |
| DC side device blocking voltage $(\mathrm{V})$ | 800 |
| DC side IGBT | SKM400GB125D |
| Series inductor with HFT $(\mu \mathrm{H})$ | 8.3 |
| HFT turns ratio $(\mathrm{n})$ | 2 |
| AC side device blocking voltage $(\mathrm{V})$ | 800 |
| AC side peak current $(\mathrm{A})$ | 394 |
| Diode of bridge rectifier | MEO 450-12 DA |
| AC side IGBT | SKM450GB12T4 |
| Line filter $(\mu \mathrm{H})$ | 137 |

## VI. CONCLUSION

In this paper, a single-stage unidirectional $3 \phi$ high-frequency link inverter topology along with its multilevel configuration is proposed. The proposed topologies have the following features.

1) The dc-side converter is soft switched (ZVS) for most part of the line cycle without additional snubber circuit.
2) High-frequency magnetic isolation improves the system power density and reduces weight and cost.
3) The ac-side active switches are line frequency switched incurring negligible switching loss.
4) High voltage blocking slow switches can be used in line frequency switched ac-side converter to generate highvoltage ac output.
5) The cascaded structure proposed in this paper is targeted for direct medium-voltage grid integration.
6) In this scheme, the grid end line filter will have high voltage and low current rating resulting in smaller size with reduced conduction loss.
The circuit operation of the proposed converters are discussed in detail considering nonidealities, such as transformer leakage inductance and device capacitances. The presented simulation and experimental results verify the operation principle and advantages of the proposed converter topologies. The proposed topologies support unidirectional dc to ac power flow and primarily targeted for grid integration of utility scale photovoltaic sources.

## APPENDIX

## REACTIVE COMPENSATION OF LINE FILTER DROP

The proposed converter in Fig. 2 supports only instantaneous unidirectional power flow from dc to ac side due to presence of diode bridge rectifier.

In the proposed solution, due to line filter reactor, grid side power factor will not be unity. For UPF operation, a solu-

(a)


(b)

Fig. 34. (a) Scheme to support reactive power. (b) Equivalent circuit and phasor diagram.
tion is shown in Fig. 34(a) to compensate the reactive drop. A $3 \phi$ VSI is connected to the common coupling point through a small line frequency transformer. This $3 \phi$ VSI supports the reactive power compensating the line filter drop. The reactive power supplied by shunt compensator is estimated as follows. The equivalent circuit and the phasor diagram are shown in Fig. 34(b). The active power supplied to the grid at UPF is given as

$$
\begin{equation*}
P_{3 \phi}=1.5 V_{\mathrm{gpk}} I_{\mathrm{gpk}}=1.5 V_{\mathrm{pk}} I_{\mathrm{pk}} . \tag{36}
\end{equation*}
$$

From the phasor diagram

$$
\begin{align*}
& V_{\mathrm{pk}} \angle \theta=V_{\mathrm{gpk}} \angle 0^{\circ}+j\left(2 \pi f L_{f}\right) I_{\mathrm{gpk}} \angle 0^{\circ} \\
& I_{\mathrm{pk}} \angle \theta=I_{\mathrm{gpk}} \angle 0^{\circ}-I_{s c_{\mathrm{pk}}} \angle 90^{\circ} \tag{37}
\end{align*}
$$

where $L_{f}$ is the combined line and filter inductance and $I_{s h_{\mathrm{pk}}}$ is the peak current supplied by the shunt compensator. Considering $V_{\mathrm{gpk}}=1$ p.u. and $I_{\mathrm{gpk}}=1$ p.u. and line inductive reactance 0.05 p.u. using (36) and (37), the power rating of the $3 \phi$ shunt compensator can be shown as $4.5 \%$ of $P_{3 \phi}$.

## References

[1] J. M. Carrasco et al., "Power-electronic systems for the grid integration of renewable energy sources: A survey," IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1002-1016, Jun. 2006.
[2] E. Romero-Cadaval, G. Spagnuolo, L. G. Franquelo, C. A. Ramos-Paja, T. Suntio, and W. M. Xiao, "Grid-connected photovoltaic generation plants: Components and operation," IEEE Ind. Electron. Mag., vol. 7, no. 3, pp. 6-20, Sep. 2013.
[3] S. Essakiappan, H. S. Krishnamoorthy, P. Enjeti, R. S. Balog, and S. Ahmed, "Multilevel medium-frequency link inverter for utility scale photovoltaic integration," IEEE Trans. Power Electron., vol. 30, no. 7, pp. 3674-3684, Jul. 2015.
[4] Y. Shi, R. Li, Y. Xue, and H. Li, "High-frequency-link-based grid-tied pv system with small dc-link capacitor and low-frequency ripple-free maximum power point tracking," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 328-339, Jan. 2016.
[5] K. V. Iyer, R. Baranwal, and N. Mohan, "A high-frequency ac-link singlestage asymmetrical multilevel converter for grid integration of renewable energy systems," IEEE Trans. Power Electron., vol. 32, no. 7, pp. 50875108, Jul. 2017.
[6] S. K. Mazumder, R. K. Burra, R. Huang, M. Tahir, and K. Acharya, "A universal grid-connected fuel-cell inverter for residential application," IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3431-3447, Oct. 2010.
[7] T. Kerekes, R. Teodorescu, M. Liserre, C. Klumpner, and M. Sumner, "Evaluation of three-phase transformerless photovoltaic inverter topologies," IEEE Trans. Power Electron., vol. 24, no. 9, pp. 2202-2211, Sep. 2009.
[8] H. Xiao and S. Xie, "Transformerless split-inductor neutral point clamped three-level pv grid-connected inverter," IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1799-1808, Apr. 2012.
[9] S. Inoue and H. Akagi, "A bidirectional dc-dc converter for an energy storage system with galvanic isolation," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2299-2306, Nov. 2007.
[10] S. Rivera, S. Kouro, B. Wu, J. Leon, J. Rodriguez, and L. Franquelo, "Cascaded h-bridge multilevel converter multistring topology for large scale photovoltaic systems," in Proc. IEEE Int. Symp. Ind. Electron., 2011, pp. 1837-1844.
[11] J. Kan, S. Xie, Y. Wu, Y. Tang, Z. Yao, and R. Chen, "High-frequencylink inverter using combined synchronous rectifiers," IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6769-6777, Dec. 2014.
[12] A. Kulkarni and V. John, "High performance modulation of highfrequency ac link inverter," in Proc. IEEE Int. Transp. Electrific. Conf., 2015, pp. 1-6.
[13] D. De and V. Ramanarayanan, "Analysis, design, modeling, and implementation of an active clamp hf link converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 6, pp. 1446-1455, Jun. 2011.
[14] R. Huang and S. K. Mazumder, "A soft-switching scheme for an isolated dc/dc converter with pulsating dc output for a three-phase high-frequency-link pwm converter," IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2276-2288, Oct. 2009.
[15] M. Matsui, M. Nagai, M. Mochizuki, and A. Nabae, "High-frequency link dc/ac converter with suppressed voltage clamp circuits-naturally commutated phase angle control with self turn-off devices," IEEE Trans. Ind. Appl., vol. 32, no. 2, pp. 293-300, Mar./Apr. 1996.
[16] S. Norrga, S. Meier, and S. Ostlund, "A three-phase soft-switched isolated $\mathrm{ac} / \mathrm{dc}$ converter without auxiliary circuit," IEEE Trans. Ind. Appl., vol. 44, no. 3, pp. 836-844, May/Jun. 2008.
[17] X. Yu and M. Wang, "An isolated bi-directional soft-switched three-phase dc-ac matrix-based converter with novel unipolar spwm and synchronous rectification," in Proc. IEEE Transp. Electrific. Conf. Expo, 2016, pp. 1-7.
[18] K. Basu and N. Mohan, "A high-frequency link single-stage pwm inverter with common-mode voltage suppression and source-based commutation of leakage energy," IEEE Trans. Power Electron., vol. 29, no. 8, pp. 39073918, Aug. 2014.
[19] S. Norrga, "Experimental study of a soft-switched isolated bidirectional ac-dc converter without auxiliary circuit," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1580-1587, Nov. 2006.
[20] M. Wang, Q. Huang, S. Guo, X. Yu, W. Yu, and A. Q. Huang, "Softswitched modulation techniques for an isolated bidirectional dc-ac," IEEE Trans. Power Electron., vol. 33, no. 1, pp. 137-150, Jan. 2018.
[21] N. Kummari, S. Chakraborty, and S. Chattopadhyay, "An isolated highfrequency link microinverter operated with secondary-side-modulation for efficiency improvement," IEEE Trans. Power Electron., vol. 33, no. 3, pp. 2187-2200, Mar. 2018.
[22] S. K. Mazumder and A. K. Rathore, "Primary-side-converter-assisted soft-switching scheme for an ac/ac converter in a cycloconverter-type high-frequency-link inverter," IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 4161-4166, Sep. 2011.
[23] W. Zhu, K. Zhou, and M. Cheng, "A bidirectional high-frequency-link single-phase inverter: modulation, modeling, and control," IEEE Trans. Power Electron., vol. 29, no. 8, pp. 4049-4057, Aug. 2014.
[24] W. Zhu, K. Zhou, M. Cheng, and F. Peng, "A high-frequency-link singlephase pwm rectifier," IEEE Trans. Ind. Electron., vol. 62, no. 1, pp. 289298, Jan. 2015.
[25] S. Guo, J. Su, J. Lai, and X. Yu, "Analysis and design of a wide-range soft switching high-efficiency high-frequency-link inverter with dual-phaseshift modulation," IEEE Trans. Power Electron., vol. PP, no. 99, pp. 1-1, doi: 10.1109/TPEL.2017.2771765.
[26] A. Pal and K. Basu, "A partially soft-switched DC/AC high frequency link unidirectional converter for medium voltage grid integration," in Proc. Nat. Power Electron. Conf., 2015. [Online]. Available: https://www.ee. iitb.ac.in/npec/Papers/Program/NPEC_2015_paper_116.pdf
[27] S. K. Mazumder, "Hybrid modulation scheme for a high-frequency AClink inverter," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 861-870, Jan. 2016.
[28] R. Huang and S. K. Muzumder, "A soft switching scheme for multiphase dc-pulsating dc converter for three-phase high-frequency-link pulsewidth modulation (pwm) inverter," IEEE Trans. Power Electron., vol. 25, no. 7, pp. 1761-1774, Jul. 2010.
[29] A. Rahnamaee and S. K. Mazumder, "A soft-switched hybrid-modulation scheme for a capacitor-less three-phase pulsating-dc-link inverter," IEEE Trans. Power Electron., vol. 29, no. 8, pp. 3893-3906, Aug. 2014.
[30] U. R. Prasanna and A. K. Rathore, "A novel single-reference six-pulsemodulation (srspm) technique-based interleaved high-frequency threephase inverter for fuel cell vehicles," IEEE Trans. Power Electron., vol. 28, no. 12, pp. 5547-5556, Dec. 2013.
[31] J. Pereda and J. Dixon, "High-frequency link: A solution for using only one DC source in asymmetric cascaded multilevel inverters," IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 3884-3892, Sep. 2011.
[32] M. R. Islam, Y. Guo, and J. Zhu, "A high-frequency link multilevel cascaded medium-voltage converter for direct grid integration of renewable energy systems," IEEE Trans. Power Electron., vol. 29, no. 8, pp. 41674182, Aug. 2014.
[33] R. Otero-De-Leon and N. Mohan, "Full-bridge modular multilevel converter with high frequency link for photovoltaic applications," in Proc. IEEE 24th Int. Symp. Ind. Electron., 2015, pp. 294-299.
[34] A. Pal and K. Basu, "A unidirectional snubber less partially soft-switched high frequency link three phase inverter," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2017, pp. 404-410.


Anirban Pal (S'17) received the B.E. degree from the Indian Institute of Engineering Science and Technology, Howrah, India, in 2010, and the M.E. degree from the Indian Institute of Science, Bengaluru, India, in 2015, both in electrical engineering. He is currently working toward the Ph.D. degree at the Department of Electrical Engineering, Indian Institute of Science.

From 2010 to 2013, he worked as an Assistant Manager with the National Thermal Power Corporation, Ltd. His research interests include high-frequency-link single-stage converters, dual active bridge based converters, resonant converters, soft-switching techniques, and design of high-frequency magnetics.


Kaushik Basu (S'07-M'13-SM'17) received the B.E. degree from the Bengal Engineering and Science University, Shibpur, India, in 2003, the M.S. degree in electrical engineering from the Indian Institute of Science, Bengaluru, India, in 2005, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2012.

He was a Design Engineer with the Cold Watt India in 2006 and an Electronics and Control Engineer with the Dynapower Corporation, South Burlington, VT, USA, from 2013 to 2015. He is currently an Assistant Professor with the Department of Electrical Engineering, Indian Institute of Science. He has been an author and coauthor of several technical papers published in peer-reviewed journals and conferences. His research interests include various aspects of the general area of power electronics.

Dr. Basu is the Founding Chair of the IEEE Power Electronics Society and IEEE Industrial Electronics Society Bangalore Chapter.


[^0]:    Manuscript received December 10, 2017; revised March 12, 2018; accepted April 27, 2018. Date of publication May 6, 2018; date of current version December 7, 2018. This work was supported by the Central Power Research Institute, Ministry of Power, Government of India under the project titled "Power conversion, control, and protection technologies for microgrid." Recommended for publication by Associate Editor M. Tavakoli Bina. (Corresponding author: Anirban Pal.)

    The authors are with the Department of Electrical Engineering, Indian Institute of Science, Bengaluru 560012, India (e-mail: anirbanp@iisc.ac.in; kbasu@ iisc.ac.in).

    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/TPEL.2018.2833747

