

Grid-Side AC Line Filter Design of a Current Source Rectifier With Analytical Estimation of Input Current Ripple

Kaushik Basu, *Member, IEEE*, Ashish Kumar Sahoo, *Student Member, IEEE*, Visweshwar Chandrasekaran, and Ned Mohan, *Fellow, IEEE*

Abstract—This paper presents a systematic step-by-step design procedure for the input filter of a current source rectifier (CSR). The design is based on the specifications of allowable ripple in the input voltage of the CSR and high-frequency harmonic components in the grid current. Analytical techniques have been developed to estimate the ripple present in the input current and to model the converter for fundamental or grid frequency. The analysis is done for carrier-based and space-vector modulation of the current source rectifier and the model at grid frequency is used to evaluate the design of the filter for grid power factor, voltage drop across filter, etc. A damping resistance is designed ensuring a minimum power loss. The analysis and design of the input filter have been verified by simulations in MATLAB/Simulink and experimental tests on a laboratory prototype.

Index Terms—Carrier-based modulation (CM), current source rectifier (CSR), input power factor, space-vector modulation (SVM), total harmonic distortion (THD).

LIST OF SYMBOLS

i	Instantaneous.
\bar{i}	Averaged over T_s .
$\langle i \rangle_{\text{RMS}, T_s}$	RMS over T_s .
\mathbf{I}	Instantaneous space vector.
\tilde{i}	Ripple component.
i_1	Fundamental component.

I. INTRODUCTION

A DC current link ac/ac converter, as shown in Fig. 1, employs a current source rectifier (CSR) to interface with the grid and a current source inverter (CSI) to generate adjustable frequency and magnitude-balanced three-phase current at the load end. This converter is used for high-voltage ac motor drives due to the following advantages: 1) inherent short-circuit protection; 2) easier fault management (no over current fault); 3) fast dynamic response due to direct current control; 4) re-

generative capability; 5) high-quality waveforms resulting in reduced EMI and torque pulsations; and 6) no unreliable dc-link capacitor, etc [1]–[4]. Current source converters (CSR and CSI) have been considered for wind power generation [5]–[7] and hybrid electric vehicles [8]. Due to its inherent step-up capability current source converters (CSC) can be used to interface renewable energy sources with the grid [9]. One disadvantage of the current link system leading to its limited use is the loss in the dc-link inductor (L_{dc} in Fig. 1). Further advancement in super conducting magnetic energy storage (SMES) technology may help to overcome this limitation [10], [11]. Another significant drawback is that the current always has to pass through two semiconductors.

A CSR generates three-phase PWM current waveform from a dc current source. It is possible to align the average input current vector with the input voltage vector to draw current at a high power factor from the grid. The PWM current waveform is discontinuous and has harmonic components at the multiples of the switching/carrier frequency. An LC filter is used to minimize these unwanted high-frequency components from the grid current. Design and implementation of dc voltage link-based ac/ac converters (back to back converter) [12]–[15] and direct link matrix converters [16], [17] has been studied extensively in the literature. Due to its limited use, the input filter design of dc current link systems is less developed.

The design of the input LC filter requires an estimation of the higher harmonic ripple component present in the PWM line current. It is indicated in [18] that it is possible to compute the spectrum of the PWM line current but no explicit method is mentioned. Analytical estimation using modulation theory has been used in the case of matrix converters [19] and back to back converters [20]. However, such an approach requires computation with complicated Bessel function. An input current ripple for a matrix converter has been estimated from a simulation model in [21] and [22]. In this paper, a closed-form analytical expression for the RMS of the ripple component of line current has been derived. The computation is done for both carrier based modulation (CM) and space vector modulation (SVM). In comparison with offline techniques, such as selective harmonic elimination (SHE), CM, or SVM, can achieve fast dynamic response, high-input power factor, etc [23]–[25]. The design of an input filter for CSR modulated with SHE can be found in [26]–[28]. High-voltage IGBTs can be used to switch at a relatively higher frequency to implement CM or SVM [29], [30]. It has been shown that the results are identical for both

Manuscript received October 3, 2013; revised December 15, 2013; accepted January 23, 2014. Date of publication March 14, 2014; date of current version August 13, 2014. Recommended for publication by Associate Editor D. Xu.

K. Basu is with Dynapower Corporation, South Burlington, VT 05403 USA (e-mail: basux017@umn.edu).

A. K. Sahoo and N. Mohan are with the University of Minnesota, Minneapolis, MN 55455 USA (e-mail: saho0007@umn.edu; mohan@umn.edu).

V. Chandrasekaran is with Trane/Ingersoll Rand, USA (e-mail: viswesh@umn.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2305435




Fig. 1. Topology of the dc current link ac/ac converter.




Fig. 2. CSR topology.

CM and SVM. A simple expression of the RMS current ripple as a function of modulation index and magnitude of the dc-link current obviates need for computation with special functions or using a simulation model for ripple estimation.

To design the filter, CSR as shown in Fig. 2 has been modeled for the high-frequency component using the analytical estimation of the RMS current ripple. The values of different filter components are obtained from the specifications of the allowable THD in the grid current and distortion in the input voltage. The converter has been modeled for the fundamental component of the grid voltage in order to evaluate the design for: 1) minimum voltage drop across the filter; and 2) high grid power factor. A damping resistance is needed to eliminate oscillation at the LC resonant frequency and to improve the stability [31]. Virtual damping techniques are lossless, but require additional computation and sensing [32]–[35]. In this paper, a damping resistance is designed for the minimum power loss.

The organization of this paper is as follows. In Section II, the RMS value of the ripple component of the line current of a CSR has been computed for both space vector and carrier based modulation. A detailed step-by-step design of the input filter has been presented in Section III by modeling the CSR for different frequency components. The key simulation and experimental results are given in Section IV and V, respectively, and the paper concludes in Section VI.

II. ANALYSIS

The CSR is modeled for different frequency components for filter design. For the switching frequency component, the input RMS current ripple is analytically computed. This computation along with modeling of the converter is dependent on the mod-




Fig. 3. Pulse Generation for the top leg.

ulation strategy used. In this paper, two different commonly used modulation techniques CM and SVM are considered, as described in the next two sections. The list of symbols shows the convention used to represent different states of a particular variable.

A. Ripple Computation for CM

The topology of the CSR along with the input LC filter is shown in Fig. 2. For this analysis, let us assume the voltage drop across the inductor is small and the distortion in the input voltage is small. Equation (1) gives the grid and input voltages, where V is the peak and ω_G is the angular frequency. The converter consists of two legs, upper and lower. Each leg of the CSR consists of three switches, i.e., the switches in the top leg are S_{aA} , S_{bA} , and S_{cA} . In any one leg, no two switches can be ON simultaneously (to avoid the short circuit between the grid phases) and at least one switch has to be ON (to avoid an open circuit of inductive dc side current). In order to satisfy the second condition, the duty ratios of the switches S_{aA} , S_{bA} , S_{cA} , S_{aB} , S_{bB} , and S_{cB} should satisfy (2). The first condition is met by placing the pulses according to Fig. 3. T_s is the sampling or equivalent carrier period

$$\begin{aligned} v_{Gan} &= V \cos \omega_G t \approx v_{an} \\ v_{Gbn} &= V \cos \left(\omega_G t - \frac{2\pi}{3} \right) \approx v_{bn} \\ v_{Gcn} &= V \cos \left(\omega_G t + \frac{2\pi}{3} \right) \approx v_{cn} \end{aligned} \quad (1)$$

$$d_{ai} + d_{bi} + d_{ci} = 1 \quad i \in [A, B]. \quad (2)$$

Four offset duty cycles D_a , D_b , D_c , and Δ are defined as in (3) and (4). These duty cycles are added to fundamental component of the duty cycle (for example $m \cos \omega_G t$ for d_{aA}) in order to satisfy (2) and to keep the duty cycles between 0 and 1. Modulation index m is defined as the ratio of the peak of the average synthesized input current to the dc-link current and can have a maximum value of 1 ($m = \frac{I}{I_{dc}}$). The duty ratios for the array of switches S_{aA} , S_{bA} , S_{cA} and of S_{aB} , S_{bB} , S_{cB} are given in (5) and (6), respectively. Fig. 3 shows the pulse generation for switches S_{aA} , S_{bA} , and S_{cA} (top leg). A triangular carrier of frequency $f_s = \frac{1}{T_s}$ is used to generate the switching signals. Q_{aA} is 1 when switch S_{aA} is ON and 0 otherwise. The switching signals of the bottom leg are generated in the same way

$$D_a = 0.5 |\cos \omega_G t|$$

$$D_b = 0.5 \left| \cos \left(\omega_G t - \frac{2\pi}{3} \right) \right|$$

$$D_c = 0.5 \left| \cos \left(\omega_G t + \frac{2\pi}{3} \right) \right| \quad (3)$$

$$\Delta = \frac{1 - (D_a + D_b + D_c)}{2} \quad (4)$$

$$d_{aA} = 0.5m \cos \omega_G t + D_a + \Delta$$

$$d_{bA} = 0.5m \cos \left(\omega_G t - \frac{2\pi}{3} \right) + D_b$$

$$d_{cA} = 0.5m \cos \left(\omega_G t + \frac{2\pi}{3} \right) + D_c + \Delta \quad (5)$$

$$d_{aB} = -0.5m \cos \omega_G t + D_a + \Delta$$

$$d_{bB} = -0.5m \cos \left(\omega_G t - \frac{2\pi}{3} \right) + D_b$$

$$d_{cB} = -0.5m \cos \left(\omega_G t + \frac{2\pi}{3} \right) + D_c + \Delta. \quad (6)$$

As $i_a = (Q_{aA} - Q_{aB})I_{dc}$, the average input current of phase a over a sampling period T_s is given in (7). Using (5) and (6), it is possible to note that the average input current is in phase with the input voltage. So for the fundamental component, the CSR can be modeled as an equivalent resistance R_e (8)

$$\begin{aligned} \bar{i}_a &= (d_{aA} - d_{aB})I_{dc} \\ &= mI_{dc} \cos \omega_G t \\ &= I \cos \omega_G t \end{aligned} \quad (7)$$

$$R_e = \frac{V \cos \omega_G t}{I \cos \omega_G t} = \frac{V}{mI_{dc}}. \quad (8)$$

Fig. 4 shows the instantaneous i_a current over the k th carrier cycle. The pattern may change from cycle to cycle but the current will always have an amplitude of I_{dc} and will be flowing for $|d_{aA} - d_{aB}|T_s = m |\cos \omega_G (kT_s)|T_s$ amount of time. So, the RMS of this current over a switching cycle is given by (9). Provided $T_s \ll T$, the RMS of the input current over the k th fundamental cycle ($T = \frac{2\pi}{\omega_G}$) is given by (10). Using (9) and (10), we get an expression for the RMS value of the input current; see (11). The square RMS value of the ripple component




Fig. 4. i_a waveform over a switching cycle T_s .

of current $\langle \tilde{i}_a \rangle_{\text{RMS}, T}$ is then given by the difference of square RMS value of total current and that of fundamental component of the current (12)

$$\langle i_a \rangle_{\text{RMS}, T_s}^2 (kT_s) = I_{dc}^2 m |\cos \omega_G (kT_s)| \quad (9)$$

$$\begin{aligned} \langle i_a \rangle_{\text{RMS}, T}^2 &= \frac{1}{T} \sum_k \langle i_a \rangle_{\text{RMS}, T_s}^2 (kT_s) T_s \\ &\approx \frac{1}{T} \int_0^T I_{dc}^2 m |\cos \omega_G t| dt \end{aligned} \quad (10)$$

$$\langle i_a \rangle_{\text{RMS}, T}^2 = \frac{2I_{dc}^2 m}{\pi} \quad (11)$$

$$\langle \tilde{i}_a \rangle_{\text{RMS}, T}^2 = \langle i_a \rangle_{\text{RMS}, T}^2 - \frac{I^2}{2} = m \left(\frac{2}{\pi} - \frac{m}{2} \right) I_{dc}^2. \quad (12)$$

B. Space Vector Implementation

This section presents the analysis of the CSR for SVM. The current space vector is defined in (13). The two switching rules described in the previous section results in nine allowable switching states. Each of these states corresponds to one current space vector. The six active and three zero vectors of CSR are shown in Fig. 5(a). These six active vectors divides the complex plane into six symmetrical sectors (I, ..., VI). Here, $[a b]$ refers to the switching state when switch S_{aA} and S_{bB} are ON. The zero vectors occur when we have $[a a]$, $[b b]$, or $[c c]$ as switching states. In one sampling cycle T_s (carrier frequency of $1/T_s$), the reference input current vector $\bar{\mathbf{I}}$ is generated using two adjacent active vectors and one zero vector, whose duty ratios are given by (14), where β is the angular position of the average input current space vector with respect to the lagging vector or the first vector in the corresponding sector. The reference input current vector is aligned along the average input voltage vector in order to get power factor correction

$$\mathbf{I} = i_a + i_b e^{j2\pi/3} + i_c e^{-j2\pi/3} \quad (13)$$

$$dI_1 = m \sin \left(\frac{\pi}{3} - \beta \right)$$

$$dI_2 = m \sin \beta$$

$$dI_z = 1 - dI_1 - dI_2. \quad (14)$$




Fig. 5. (a) Current space vectors produced by CSR. (b) Switching sequence.




Fig. 6. Current flow paths for time periods (a) $dI_1 T_s$ and (b) $dI_2 T_s$ in Sector I.

In order to model the CSR for the ripple component of the input current, the total RMS of the input current is analytically computed. As shown in Fig. 5(b), one sampling cycle T_s is composed of time periods $dI_1 T_s$, $dI_2 T_s$, and $dI_z T_s$. Consider the position of average input current space vector to be in first sector (I) as shown in Fig. 5(a). During time period $dI_1 T_s$, vector \bar{I}_1 ([a b]) is applied. So, the input phase a is connected to the dc-link. This implies during this time period, i_a is equal to I_{dc} as shown in Fig. 6(a). Similarly in $dI_2 T_s$ period with vectors [a c] applied, the input line current is again $i_a = I_{dc}$; see Fig. 6(b). When a zero vector [a a] is applied, i_a is zero.

The square RMS of the input line current i_a over one sampling cycle T_s when \bar{I} is in the first (I) sector is given by (15). Similarly, it is possible to obtain the expressions for the square RMS of the input line current i_a over a sampling cycle when the input current space vector is in the second (II) and third (III) sectors, respectively, (15). In the second sector, $i_a = I_{dc}$ for $dI_1 T_s$ period of time and in the third sector $i_a = I_{dc}$ for $dI_2 T_s$ period of time, respectively, and it is zero otherwise. These




Fig. 7. Variation of $\langle \tilde{i}_a \rangle_{RMS,T} / I_{dc}$ over m .

expressions repeat for other three sectors. Note \bar{I} moves over one sector in $T/6$ period of time. Equation (16) shows how to relate RMS over one sampling cycle to the RMS over one sector assuming $T \gg T_s$. Using (14) and (16), it is possible to obtain the RMS of the input line current i_a over one sector. Finally the RMS of i_a over one cycle of the fundamental component of input current can be obtained from the RMS of each sector using (17). Hence, the input RMS current is obtained as a function of modulation index as shown in (18). The RMS of the ripple current is obtained by subtracting the RMS of the fundamental component from total input RMS current (19). Equation (19) provides an analytical expression for the input RMS current ripple in terms of modulation index and the dc-link current. Note that this result is identical to (12). Fig. 7 shows a plot of $\langle \tilde{i}_a \rangle_{RMS,T} / I_{dc}$ as a function of m and it is maximum at $m = \frac{2}{\pi} \approx 0.6366$

$$\langle i_a \rangle_{RMS,T_s}^2 = \begin{cases} dI_1 I_{dc}^2 + dI_2 I_{dc}^2 & \text{SECTOR I} \\ dI_1 I_{dc}^2 & \text{SECTOR II} \\ dI_2 I_{dc}^2 & \text{SECTOR III} \end{cases} \quad (15)$$

$$\langle i_a \rangle_{RMS,SECTOR}^2 = \frac{6}{T} \sum_k \langle i_a \rangle_{RMS,T_s}^2 (kT_s) T_s \approx \frac{6}{T} \int_{SECTOR} \langle i_a \rangle_{RMS,T_s}^2 dt \quad (16)$$

$$\langle i_a \rangle_{RMS,T}^2 = \frac{1}{3} \sum_{i=I,II,III} \langle i_a \rangle_{RMS,SECTOR_i}^2 \quad (17)$$

$$\langle i_a \rangle_{RMS,T}^2 = \frac{2m}{\pi} I_{dc}^2 \quad (18)$$

$$\langle \tilde{i}_a \rangle_{RMS,T}^2 = m \left(\frac{2}{\pi} - \frac{m}{2} \right) I_{dc}^2. \quad (19)$$

III. FILTER DESIGN

The switching of the CSR injects high-frequency harmonics into its line currents. To eliminate these switching frequency components and draw smooth continuous sinusoidal currents from the grid, a passive LC filter is employed. This section




Fig. 8. (a) Perphase equivalent circuit at fundamental frequency. (b) Perphase equivalent circuit at switching frequency.

presents a step-by-step design procedure of this filter. In this design, the CSR is modeled using the analysis given in the previous sections.

The input current consists of higher frequency switching components along with the fundamental grid frequency component. Using the principle of superposition, the CSR is modeled and analyzed independently for both these components. By appropriate modulation, the input current is aligned in phase with the input voltage. Hence for the fundamental component, the converter appears as an effective resistance R_e to the input filter, as shown in Fig. 8(a). R_e has been derived in (8). The RMS of the ripple component is analytically computed in (12) and (19). Due to pulse-width modulation, the first group of dominant harmonic components in the input current waveform appears to be at and around the sampling or equivalent carrier frequency $f_s = 2\pi/\omega_s$. The other harmonic components occurs at and around the multiples of sampling frequency. Assuming the entire energy in the input current spectrum other than the fundamental to be concentrated at the switching frequency, the CSR is modeled as a sinusoidal current source at frequency f_s with a RMS given in (12) or (19); see Fig. 8(b). This results in a slight over design of the filter components. A damping resistance is introduced in parallel with the filter inductor L to mitigate oscillations near the resonance frequency of the LC network. The parallel damping resistor is designed to restrict the power loss to a minimum.

The LC filter is designed such that the RMS of the ripple component of the grid current, must be within a limit in order to maintain a particular THD. According to IEEE 519, THD in the grid current must be less than 5% of the fundamental current. For the proper operation of the CSR, the input voltage of the CSR must have a limited amount of higher harmonic ripple $\langle \tilde{v} \rangle_{\text{RMS},T}$. Analyzing the circuit as shown in Fig. 8(b), it is possible to express both of these ripple components in terms of $\langle \tilde{i} \rangle_{\text{RMS},T}$ (20), (21). Fig. 9 shows the magnitude plot of the transfer function between the grid current and the input current.




Fig. 9. Bode magnitude plot of the transfer function between grid current and input current of the CSR considering the model at high frequency.




Fig. 10. Phase plot of the transfer function between grid voltage and grid current of the CSR considering the model for fundamental/grid frequency.

It has a low-pass filter characteristic. The slight overshoot in the magnitude plot exists at the resonant frequency of the LC network. The damping resistor limits this resonant peak. Analyzing the circuit for the fundamental component, it is possible to compute the ratio of the power loss P_{loss} in the damping resistor to the total output power P of the converter, (22). The power loss is considered only due to the fundamental component of the current as most of the higher order harmonics of the line current passes through the filter capacitor. Equations (20), (21), and (22) can be solved simultaneously to determine L , C , and R_d

$$\langle \tilde{i}_G \rangle_{\text{RMS},T} = \frac{\langle \tilde{i} \rangle_{\text{RMS},T}}{\left(1 + \frac{(1 - \omega_s^2 LC)^2 - 1}{\left(1 + \frac{\omega_s^2 L^2}{R_d^2} \right)} \right)^{1/2}} \quad (20)$$

$$\langle \tilde{v} \rangle_{\text{RMS},T} = \frac{\langle \tilde{i} \rangle_{\text{RMS},T}}{\left((\omega_s C - \frac{1}{\omega_s L})^2 + \frac{1}{R_d^2} \right)^{1/2}} \quad (21)$$

$$\frac{P_{\text{loss}}}{P} = \frac{\langle i_{G1} \rangle_{\text{RMS},T}}{\langle v_G \rangle_{\text{RMS},T}} \left(\frac{\omega_G^2 L^2 R_d}{\omega_G^2 L^2 + R_d^2} \right). \quad (22)$$

The filter design is checked by analyzing the model at the fundamental frequency. In (23), θ_G is the power factor angle. It is necessary that the grid current must be drawn close to unity power factor or the angle θ_G must be close to zero. As shown in Fig. 10, the phase angle is very close to zero at low frequency (grid frequency). The voltage drop in the fundamental




Fig. 11. Flowchart for the filter design of CSR.

component across the filter must be small or the ratio of the fundamental component of the grid voltage to that of the input voltage of the CSR must be close to unity (24). If these values are not within appreciable limits, then we need to go back and change the specifications and recalculate the values of L , C , and R_d . If the grid power factor is below a minimum required power factor pf and does not fall within appreciable limits, then the specification of $\langle \tilde{i}_G \rangle_{RMS,T} / \langle i_{G_1} \rangle_{RMS,T}$ needs to be changed, and if there is a large drop across the filter, specification of $\langle \tilde{v} \rangle_{RMS,T} / \langle v_G \rangle_{RMS,T}$ should be modified, and filter parameters are recalculated. The entire design procedure is shown in the flowchart in Fig. 11

$$\theta_G = \tan^{-1} \omega_G C R_e + \tan^{-1} \frac{\omega_G L}{R_d} - \tan^{-1} \frac{\omega_G L (R_e + R_d)}{R_e R_d (1 - \omega_G^2 LC)} \quad (23)$$

$$\frac{\langle v_1 \rangle_{RMS,T}}{\langle v_G \rangle_{RMS,T}} = \frac{R_e (R_d^2 + \omega_G^2 L^2)^{0.5}}{(\omega_G^2 L^2 (R_e + R_d)^2 + R_e^2 R_d^2 (1 - \omega_G^2 LC)^2)^{0.5}} \quad (24)$$

IV. SIMULATION RESULTS

The CSR as shown in Fig. 2 is simulated with ideal switches in MATLAB/Simulink with SVM technique. The simulation results are presented in this section. The converter is supplied from a three-phase grid of 3.3 kV (line to line RMS) at 60 Hz and $I_{dc} = 124$ A. The switching frequency ($f_s = 1/T_s$) is set at 2 kHz. The variation of $\langle \tilde{i} \rangle_{RMS,T} / I_{dc}$ with the modulation index of the CSR is shown in Fig. 12(a). The simulated points confirm the analytically predicted continuous plot. Hence, this verifies the analytical estimation of the RMS input current described in Section II.

The rest of the simulation is done at a full modulation index of 1. At 3.3 kV and 0.5 MW, the peak of the fundamental component of the grid current is 123.7 A. This implies I_{dc} must be 123.7 A for $m = 1$. The dc side is simulated using an ideal current source of 124 A. Following the first step of calculation in the flowchart in Fig. 11, the effective resistance R_e of the CSR is close to 21.78 Ω . The RMS of the switching current ripple, $\langle \tilde{i} \rangle_{RMS,T}$ is 45.7 A, see (19). The maximum allowable ripple in the grid current and distortion in the input voltage are assumed to be 2.5% of fundamental component of the input current and grid voltage, respectively. The power loss in damping resistor is restricted to be 0.1% of rated power. Input filter components $L = 2.4$ mH, $C = 34.64$ μ F and $R_d = 50$ Ω are designed according to the procedure described in Section III. Fig. 12(b) shows the dc-link voltage and Fig. 12(c) shows the dc-link current. Fig. 12(d) shows the line to neutral voltage and Fig. 12(e) shows the line current of phase a of the CSR. The input current RMS obtained from simulation is 98.5 A, which very closely matches the analytical value of 98.7 A as computed from Section II. The filtered grid voltage and corresponding line current (5 times) are shown in Fig. 12(f). The line current i_G is almost in phase with the grid voltage v_G ($\cos \phi = 0.9725$). The frequency spectrum of various voltage and current waveforms are plotted in Fig. 13. As can be seen from Figs. 12(f) and 13(d), the grid current is almost sinusoidal with a THD content of 1.91%. Also, the input voltage to the CSR v_{an} is almost sinusoidal as seen from Figs. 12(d) and 13(a). From Fig. 13(a) and (c), it can be noted that the voltage drop across the filter at fundamental frequency (60 Hz) is negligibly small or $\frac{v_{an1}}{v_{Gan}} \approx 1$.

V. EXPERIMENTAL RESULTS

This section presents the experimental results obtained on a laboratory prototype of the CSR as shown in Fig. 14. The CSR is implemented using two *Microsemi*'s triple dual common source IGBT power modules, APTGT75TDU120PG. IGBT driver 2SD106AI from CONCEPT is used to generate isolated gate pulses for the switches. The entire modulation strategy is coded in verilog onto a control platform based on FPGA (Xilinx XC3S500E). The setup is operated with both the modulation schemes described in Section II. The experimental




Fig. 12. (a) RMS ripple current with modulation index. (b) DC-link voltage. (c) DC-link current. (d) Line to neutral voltage. (e) Line current. (f) Grid voltage and current.




Fig. 13. Simulation results: Frequency spectrum.

parameters are $\langle v_G \rangle_{RMS,T} = 50$ V, $m = 0.5$, $f_G = 60$ Hz, $f_s = 5$ kHz. The dc-link current is realized with a series R - L circuit, $R_{dc} = 10.4 \Omega$, $L_{dc} = 27$ mH. The corner frequency $\frac{R_{dc}}{2\pi L_{dc}} = 61.3$ Hz is chosen to be much lower than the switching frequency $f_s = 5$ kHz so that the current through it is close to dc. Assuming no voltage drop across the input LC filter and no power loss in the CSR, the dc component of the dc-link voltage will be 53 V ($V_{dc} = \frac{3}{2}m(\sqrt{2}\langle v_G \rangle_{RMS,T})$). This implies I_{dc} will be approximately 5.09 A ($I_{dc} = \frac{V_{dc}}{R_{dc}}$). From (18), $\langle \tilde{i} \rangle_{RMS,T} = 2.24$ A. Again assuming no power

loss ($3\langle v_G \rangle_{RMS,T} \langle i_{G1} \rangle_{RMS,T} = V_{dc} I_{dc}$), one can estimate $\langle i_{G1} \rangle_{RMS,T}$ to be 1.8 A and the effective resistance of the CSR ($R_e \approx \frac{\langle v_G \rangle_{RMS,T}}{\langle i_{G1} \rangle_{RMS,T}}$) to be 27.3 Ω . For an allowable ripple of 2.5% in grid current ($\frac{\langle \tilde{i}_G \rangle_{RMS,T}}{\langle i_{G1} \rangle_{RMS,T}}$) and line voltage ($\frac{\langle \tilde{v} \rangle_{RMS,T}}{\langle v_G \rangle_{RMS,T}}$) and a power loss ($\frac{P_{loss}}{P}$) of 0.001% in the damping resistor, the filter values are calculated using (20), (21), and (22). The designed values are $L = 0.37$ mH, $C = 32.3$ μ F and $R_d = 12$ Ω . The current and voltage ratings of all semiconductor devices and passive components are chosen to be higher than the operating conditions.

The results corresponding to carrier-based implementation are shown in Fig. 15. Fig. 15(a) shows the dc-link current and voltage of the CSR. As seen from the waveform, the experimental current magnitude of 4.94 A is slightly lower as compared to its analytical value of 5.09 A. This can be attributed to the power loss in the CSR and nonunity voltage gain of the LC filter at the fundamental frequency. Fig. 15(b) shows the line to neutral voltage and switched line current of one phase. The RMS value of the input current is 2.7 A which closely matches the analytically calculated RMS value of 2.78 A. The grid voltage and line current are shown in Fig. 15(c) and are nearly sinusoidal. The grid power factor is close to unity ($\cos \theta_G = 0.95$). The frequency spectrum of the four ac-side waveforms are shown in Fig. 15(d). As can be seen the fundamental component of the input voltage of the CSR and grid voltage are almost equal. Thus, there is a negligible drop across the filter. Fig. 15(d) also confirms that the line current is almost sinusoidal.




Fig. 14. Hardware setup.




Fig. 15. Carrier-based PWM results: (a) (top) dc current (2 A/div), (bottom) dc voltage (50 V/div) (Timescale: 2 ms/div); (b) (top) Line to neutral voltage (20 V/div), (bottom) Line current (5 A/div) (Timescale: 10 ms/div); (c) Grid voltage (20 V/div) and grid current (10 A/div) (Timescale: 10 ms/div); (d) Frequency spectrum: (top) Line current (5 A/div), (second from top) grid current (5 A/div), (third from top) line to neutral voltage (20 V/div), (bottom) grid line to neutral voltage (20 V/div). (Sampling frequency: 2 MS/s).

The same setup with the same set of parameters was operated with SVM described in Section II. Same results are plotted for SVM in Fig. 16. It is possible to observe that the pattern of instantaneous dc-link voltage and line current are different from CM implementation. The measured RMS of the line currents is 2.6 A. This closely matches the analytically computed value of 2.78 A. Thus, it verifies the claim that the analytical expression of input RMS current obtained is independent of the modulation strategy.

The system was run with different set of filters for different allowable ripple specifications in the grid current. Fig. 17 shows the grid line to neutral voltage and current for allowable THD = 1% ($L = 0.37$ mH, $C = 81.7$ μ F), THD = 2.5% ($L = 0.37$ mH, $C = 32.3$ μ F) and THD = 5% ($L = 0.37$ mH, $C = 15.8$ μ F). The resulting input power factor obtained is 0.77,

0.95, and 0.99, respectively. The observation was made that with the reduction in amount of allowable ripple in grid current, for a fixed switching frequency, the inductance remains same and capacitance increases, leading to poor grid power factor.

VI. CONCLUSION

A systematic design procedure for the input filter required to attenuate the switching components present in the input currents of a CSR has been presented in this paper. The design procedure needs an estimation of the ripple component present in the input line currents. This paper presented an analytical method to estimate this ripple for two most commonly used modulation strategies. The derived equations are a function of the modulation index of the CSR and the dc-link current. The design is based on the specifications of the THD of the grid current




Fig. 16. Space vector PWM results: (a) (top) dc current (2 A/div), (bottom) dc voltage (20 V/div) (Timescale: 2 ms/div); (b) (top) Line to neutral voltage (20 V/div), (bottom) Line current (5 A/div) (Timescale: 10 ms/div); (c) Grid voltage (20 V/div) and grid current (10 A/div) (Timescale: 10 ms/div); (d) Frequency spectrum: (top) Line current (5 A/div), (second from top) grid current (5 A/div), (third from top) line to neutral voltage (20 V/div), (bottom) grid line to neutral voltage (20 V/div). (Sampling frequency: 2 MS/s).




Fig. 17. (a) Grid voltage (20 V/div) and current (5 A/div) for allowable THD = 1.0%, (b) Grid voltage (20 V/div) and current (5 A/div) for allowable THD = 2.5%, and (c) Grid voltage (20 V/div) and current (5 A/div) for allowable THD = 5.0%.

and the allowable ripple voltage at the input of the converter. The designed filter ensures high input power factor, low voltage drop in the filter and minimum ohmic loss in damping resistor. A detailed simulation and experimental validation of the entire

system confirms the analytical estimation of the input current ripple of the CSR and the proposed filter design.

APPENDIX

A. Differential Mode EMI Filter Design of the CSR

The main objective of the input ac line filter is to eliminate the switching frequency components of the input current and to achieve a THD less than 5% (IEEE 519). But this is not the complete story. One needs to design another filter (EMI) to meet the regulations in the frequency range of 150 kHz to 30 MHz. Here, a procedure for the differential mode EMI filter design of a CSR is presented. This EMI filter is designed as a next step after designing the input ac line filter following the procedure shown in the main paper. The common-mode EMI filter design follows a very similar procedure but requires evaluation of parasitics and is out of the scope of this study. Measurement of the high-frequency component (150 kHz to 30 MHz) in the grid current is done by a network called line impedance stabilization network (LISN) as shown in Fig. 18. According to FCC regulation the measured voltage across the 100Ω resistance in the frequency range of 150 kHz to 30 MHz must be less than 1 mV ($60 \text{ dB} \cdot \mu\text{V}$). The measured voltage of the CSR with the input line filter as designed in Section IV is 8 mV ($78 \text{ dB} \cdot \mu\text{V}$). Fig. 19 shows the spectrum of the measured voltage in the range 150 kHz to 1 MHz. It peaks near 150 kHz and keeps reducing afterward (that is why spectrum beyond 1 MHz is not shown). In this frequency range, the LISN can be approximated as $100 \Omega = Z_L$ resistive load. Again CSR can be modeled as a current source (I_s). Fig. 20




Fig. 18. Line impedance stabilization network (LISN).




Fig. 19. Simulation results: Frequency spectrum of grid current without EMI filter using LISN.




Fig. 20. CSR with AC input line filter.




Fig. 21. CSR with AC input line filter and the EMI filter.

shows the equivalent circuit of the input line filter along with the CSR and the LISN, where $Z_p = \frac{1}{j\omega C}$ ($C = 34.64 \mu\text{F}$), $Z_s = R_d \parallel j\omega L$ ($R_d = 50 \Omega$, $L = 2.4 \text{ mH}$). The current through the LISN, I'_o is given in (25). Fig. 21 shows the EMI filter to be designed (Z_1, Z_2). The current through the LISN with this filter is given in (26). At 150 kHz, $Z_s \approx 50 \Omega$ and $Z_p \approx -j0.03 \Omega$. This implies $|Z_s| \gg |Z_p|$ and $Z_L \approx 2Z_s$. Intuitively Z_1 and Z_2 will form an LC filter with cutoff frequency much higher than 552 Hz (this is the corner frequency of LC filter designed in Section IV). The capacitive impedance of Z_2 will be small in comparison with Z_s (50Ω) at 150 kHz, $|Z_s| \gg |Z_2|$. With these assumptions, the gain G in (27) can be simplified to (28).




Fig. 22. Simulation results: Frequency spectrum of grid current with EMI filter using LISN.

Following the impedance mismatch criterion as described in [36] (for EMI filter design of a voltage source inverter) the gain G can be increased if we choose Z_1 and Z_2 such that $Z_2 < Z_L$ and $(Z_1 + Z_2) > Z_L$. Increasing Z_1 implies, increasing the drop in the fundamental component of the voltage across the filter. So here Z_2 is chosen to be small in comparison with Z_L . It is chosen to be a small capacitance of 350 nF such that at 150 kHz its impedance is $-j3 \Omega$. Z_1 is chosen as an inductor of 35 μH and its impedance at 150 kHz is $j30 \Omega$. This results in a gain of 11.1 at 150 kHz. The observed peak of the voltage with this EMI filter measured across the 100 Ω of the LISN is 0.4 mV or 52 dB- μV ; see Fig. 22. Note that the corner frequency of this LC filter is at 45 kHz and is much higher than that of the ac input line filter (552 Hz). This explains why the EMI filter does not affect the input power factor and voltage drop across the filter for the fundamental frequency component

$$I'_o = \frac{Z_p}{Z_L + Z_s + Z_p} I_s \quad (25)$$

$$I_o = \frac{Z_2 Z_p}{(Z_L + Z_1 + Z_2)(2Z_p + Z_s + Z_2) - Z_2^2} I_s \quad (26)$$

$$G = \frac{I'_o}{I_o} = \frac{\left(1 + \frac{Z_1 + Z_2}{Z_L}\right) \left(1 + \frac{Z_2 + Z_s + Z_p}{Z_p}\right) - \frac{Z_2^2}{Z_p Z_L}}{\frac{Z_2}{Z_p Z_L} (Z_L + Z_s + Z_p)} \quad (27)$$

$$G \approx \frac{1}{3} \left(1 + \frac{Z_1 + Z_2}{Z_L}\right) \frac{Z_L}{Z_2}. \quad (28)$$

B. Correction Factor for THD Specification

The design procedure described in Section IV assumes all of the ripple component (anything other than the fundamental) of the input current is at the switching/equivalent carrier frequency (f_s). In reality most of the energy of the ripple part is concentrated at the switching frequency and at its next few multiples. So the above assumption leads to a slight over-design of the input filter. The following analysis provides a way to compensate for this. In the following analysis, we consider components of the input current spectrum at the multiples of the fundamental frequency (f_G). I_k denotes the amplitude of the $k f_G$ component of the input current, where k is a positive integer. As seen




Fig. 23. Ratio between actual and estimated THD.

from Fig. 9, the designed filter has a 40 dB/decade roll off at and beyond the switching frequency (f_s) and f_c be the corner frequency of this filter. So for any $kf_G > f_s$, the k th component of the grid current will have an amplitude of $I_k \left(\frac{f_c}{kf_G}\right)^2$. According to the assumption this component must be $I_k \left(\frac{f_c}{f_s}\right)^2$. Assuming all the components of the input current waveform between the fundamental frequency and the switching frequency f_s (or $f_s - rf_G$, considering a part of the side band) are zero, (29) and (30) give the estimated and the actual THDs, where $N_o = \lfloor \frac{f_s}{f_G} - rf_G \rfloor$ and I_1 is the fundamental component of the grid current. In this computation, r is chosen to be 10. So, the ratio of actual to the estimated THD is given in (31). This ratio depends on the modulation index. For a proper utilization, the CSR will be designed at a higher modulation index. Fig. 23 shows this ratio for higher values of modulation index. This plot is obtained from simulation. The intended THD in the grid current must be divided by this ratio before using it in the procedure described in Fig. 11. For example for the design in Section V this ratio from Fig. 23 at modulation index $m = 1$ is 0.7 and the observed ratio is 0.76. Note that this computation is approximate as it assumes components in the input current spectrum only at the multiples of the fundamental frequency and the corner frequency f_c is considerably smaller than f_s . For a practical design these approximations hold and Fig. 23 can be used as a starting point for the actual design

$$\text{THD}_{\text{ESTIMATED}}^2 = \frac{\sum_{k=N_o}^{\infty} I_k^2 \left(\frac{f_c}{f_s}\right)^4}{I_1^2} \quad (29)$$

$$\text{THD}_{\text{ACTUAL}}^2 = \frac{\sum_{k=N_o}^{\infty} I_k^2 \left(\frac{f_c}{kf_G}\right)^4}{I_1^2} \quad (30)$$

$$\phi(m) = \frac{\text{THD}_{\text{ACTUAL}}}{\text{THD}_{\text{ESTIMATED}}} = \left(\frac{\sum_{k=N_o}^{\infty} I_k^2 \frac{1}{k^4}}{\sum_{k=N_o}^{\infty} I_k^2} \right)^{1/2} \left(\frac{f_s}{f_G} \right)^2 \quad (31)$$

REFERENCES

- [1] D. Banerjee and V. T. Ranganathan, "Load-commutated SCR current-source-inverter-fed induction motor drive with sinusoidal motor voltage and current," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 1048–1061, Apr. 2009.
- [2] S. A. S. Grogan, D. Holmes, and B. P. McGrath, "High-performance voltage regulation of current source inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2439–2448, Sep. 2011.
- [3] F. Liu, B. Wu, M. Pande, and N. Zargari, "Zero-speed operation of high-power PWM current-source-inverter-fed induction motor drive," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 3020–3027, Jun. 2012.
- [4] H.-J. Lee, S. Jung, and S.-K. Sul, "A current controller design for current source inverter-fed AC machine drive system," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1366–1381, Mar. 2013.
- [5] J. Dai, D. Xu, and B. Wu, "A novel control scheme for current-source-converter-based pmsg wind energy conversion systems," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 963–972, Apr. 2009.
- [6] J. Dai, D. Xu, B. Wu, and N. Zargari, "Unified dc-link current control for low-voltage ride-through in current-source-converter-based wind energy conversion systems," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 288–297, Jan. 2011.
- [7] P. Tenca, A. Rockhill, T. Lipo, and P. Tricoli, "Current source topology for wind turbines with decreased mains current harmonics, further reducible via functional minimization," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1143–1155, May 2008.
- [8] Z. Wu and G.-J. Su, "High-performance permanent magnet machine drive for electric vehicle applications using a current source inverter," in *Proc. 34th Annu. Conf. IEEE Ind. Electron.*, 2008, pp. 2812–2817.
- [9] B. Sahan, S. Araújo, C. Noding, and P. Zacharias, "Comparative evaluation of three-phase current source inverters for grid interfacing of distributed and renewable energy systems," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2304–2318, Aug. 2011.
- [10] V. Karasik, K. Dixon, C. Weber, B. Batchelder, G. Campbell, and P. Ribeiro, "SMES for power utility applications: A review of technical and cost considerations," *IEEE Trans. Appl. Superconduct.*, vol. 9, no. 2, pp. 541–546, Jun. 1999.
- [11] C. Luongo, "Superconducting storage systems: An overview," *IEEE Trans. Magn.*, vol. 32, no. 4, pp. 2214–2223, Jul. 1996.
- [12] W. Wu, Y. He, T. Tang, and F. Blaabjerg, "A new design method for the passive damped LCL and LLCL filter-based single-phase grid-tied inverter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4339–4350, Oct. 2013.
- [13] K. Jalili and S. Bernet, "Design of LCL filters of active-front-end two-level voltage-source converters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1674–1689, May 2009.
- [14] W. Wu, Y. He, and F. Blaabjerg, "An LLCL power filter for single-phase grid-tied inverter," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 782–789, Feb. 2012.
- [15] M. Hedayati, A. Acharya, and V. John, "Common-mode filter design for PWM rectifier-based motor drives," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5364–5371, Nov. 2013.
- [16] A. Sahoo, K. Basu, and N. Mohan, "Analytical estimation of input rms current ripple and input filter design of matrix converter," in *Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst.*, 2012, pp. 1–6.
- [17] A. Trentin, P. Zanchetta, J. Clare, and P. Wheeler, "Automated optimal design of input filters for direct ac/ac matrix converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 7, pp. 2811–2823, Jul. 2012.
- [18] N. Zargari, G. Joos, and P. Ziogas, "Input filter design for PWM current-source rectifiers," *IEEE Trans. Ind. Appl.*, vol. 30, no. 6, p. 1573, Nov./Dec. 1994.
- [19] P. Wheeler and D. Grant, "Optimised input filter design and low-loss switching techniques for a practical matrix converter," *IEE Proc., Electr. Power Appl.*, vol. 144, no. 1, pp. 53–60, Jan. 1997.
- [20] D. G. Holmes and T. A. Lipo, *Pulse Width Modulation for Power Converters: Principles and Practice*. vol. 18, New York, NY, USA: Wiley, 2003.
- [21] M. Hamouda, F. Fnaiech, and K. Al-Haddad, "Input filter design for svm dual-bridge matrix converters," in *Proc. IEEE Int. Symp. Ind. Electron.*, 2006, vol. 2, pp. 797–802.
- [22] S. Bernet, S. Ponnaluri, and R. Teichmann, "Design and loss comparison of matrix converters, and voltage-source converters for modern ac drives," *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 304–314, Apr. 2002.
- [23] N. Zhu, D. Xu, B. Wu, N. Zargari, M. Kazerani, and F. Liu, "Common-mode voltage reduction methods for current-source converters in medium-voltage drives," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 995–1006, Feb. 2013.
- [24] Z. Wang, B. Wu, D. Xu, and N. Zargari, "Hybrid PWM for high-power current-source-inverter-fed drives with low switching frequency," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1754–1764, Jun. 2011.
- [25] Y. W. Li, M. Pande, N. Zargari, and B. Wu, "An input power factor control strategy for high-power current-source induction motor drive with active front-end," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 352–359, Feb. 2010.

- [26] A. Abdelsalam, M. Masoud, S. Finney, and B. Williams, "Comparative study of ac side passive and active filters for medium voltage pwm current source rectifiers," in *Proc. 4th IET Conf. Power Electron., Mach. Drives.*, 2008, pp. 578–582.
- [27] F. Filsecker, R. Álvarez, and S. Bernet, "Design and losses of PWM current source converters," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2010, pp. 737–744.
- [28] J. Guzman and J. Espinoza, "Improvement issues on the input filter design for PWM-CSR that are she modulated," in *Proc. 36th IEEE Power Electron. Spec. Conf.*, 2005, pp. 474–480.
- [29] M. Aguirre, L. Calvino, and M. Valla, "Multilevel current-source inverter with FPGA control," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 3–10, Jan. 2013.
- [30] H. Bilgin and M. Ermis, "Design and implementation of a current-source converter for use in industry applications of d-statcom," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 1943–1957, Aug. 2010.
- [31] H. Zhou, Y. W. Li, N. Zargari, Z. Cheng, and J. He, "Input resonance investigation and LC filter design for PWM current source rectifiers," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2010, pp. 2079–2086.
- [32] F. Liu, B. Wu, N. Zargari, and M. Pande, "An active damping method using inductor-current feedback control for high-power pwm current-source rectifier," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2580–2587, Sep. 2011.
- [33] J. Wiseman and B. Wu, "Active damping control of a high-power PWM current-source rectifier for line-current THD reduction," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 758–764, Jun. 2005.
- [34] Y. W. Li, B. Wu, N. Zargari, J. Wiseman, and D. Xu, "Damping of PWM current-source rectifier using a hybrid combination approach," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1383–1393, Jul. 2007.
- [35] Y. W. Li, "Control and resonance damping of voltage-source and current-source converters with LC filters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1511–1521, May 2009.
- [36] F. Luo, D. Boroyevich, P. Mattavelli, and H. Bishnoi, "Emi filter design considering in-circuit impedance mismatching," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 4613–4618.



Kaushik Basu (S'07–M'13) received the BE. degree from the Bengal Engineering and Science University, Shibpore, India, in 2003, the M.S. degree in electrical engineering from the Indian Institute of Science, Bangalore, India, in 2005, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, in 2012, respectively.

He was a Design Engineer with ColdWatt India in 2006. He is currently the Electronics and Control Engineer with Dynapower Corporation South Burlington, VT, USA. His research interests include

high-frequency link converters, PWM techniques and grid tied converters with storage and renewable energy sources.



Ashish Kumar Sahoo (S'12) received the B.Tech. degree in electrical and electronics engineering from the National Institute of Technology, Trichy, India, in 2011, and the M.S. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2013, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include modular multilevel converters, matrix converters, power electronic transformers, and filter design.



Visweshwar Chandrasekaran received the B.E. degree in electrical and electronics engineering from SSN College of Engineering, Anna University, Chennai, India, in 2011, and the M.S. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2013.

He is currently working as a Power Electronics Engineer in Trane/Ingersoll Rand, USA. His research interests are in power converters and electric drives.



Ned Mohan (S'72–M'73–SM'91–F'96) received the B.Tech. degree from the Indian Institute of Technology, Kharagpur, India, in 1967, the M.S. degree in electrical engineering from the University of New Brunswick, Fredericton, NB, Canada, in 1969, and the M.S. degree in nuclear engineering and the Ph.D. degree in electrical engineering from the University of Wisconsin, Madison, WI, USA, in 1972 and 1973, respectively.

He is currently the Oscar A. Schott Professor of power electronics with the University of Minnesota, Minneapolis, MN, USA, where he has been engaged in teaching since 1976. He has numerous patents and publications in the field of power electronics, electric drives, and power systems. He has authored or coauthored five textbooks, one of which has been translated into six languages. He has graduated 35 PhDs as of 2013.

Dr. Mohan received the 2008 IEEE PES Outstanding Educator Award, 2010 IEEE Undergraduate Teaching Award, 2010 UWIG Achievement Award from Utility Wind Integration Group, 2011 Distinguished Alumnus Award from IIT Kharagpur (India), and 2012 IEEE Power and Energy Society Ramakumar Family Renewable Energy Excellence Award. In 2013, he received the Innovative Program Award from the ECE Department Heads Association made up of over 250 universities in the United States. He is a member of National Academy of Engineering.