# A Unidirectional Soft-switched Isolated Three Level Inverter for Grid Integration of Renewable Energy Sources 

Anirban Pal and Kaushik Basu<br>Department of Electrical Engineering, Indian Institute of Science, Bangalore- 560012, India<br>Email: palanirban@ee.iisc.ernet.in, basu@ee.iisc.ernet.in


#### Abstract

This paper presents a single stage, unidirectional, three level, three phase high frequency link inverter topology. The proposed topology can be used for applications like grid integration of renewable energy sources such as fuel cell, solar photovoltaic where power flow is mainly unidirectional. The use of high frequency transformer reduces overall system volume and cost as well as improves power density. The switches in primary side of the proposed converter are soft-switched. As the primary side converter has multilevel structure, voltage stress on the switches are also reduced. The secondary side switches are switched only at line frequency leading to negligible switching loss. An analysis of operation of the proposed converter is discussed in details. Key simulation results are presented demonstrating the effectiveness of the proposed topology.


Index Terms- Three level diode clamp inverter, high frequency link, modulation technique, soft-switching.

## I. Introduction

Single stage isolated high frequency link (HFL) inverter topologies are receiving attention for applications like grid integration of renewable sources [1], uninterruptible power supply (UPS) system [2], energy storage system, hybrid and electric vehicle energy management. Compared to conventional isolated inverter system with line frequency transformer, the high-frequency-transformer (HFT) based inverter system has following advantages- higher power density, lower volume and weight and low cost. Like the conventional line frequency transformer, HFT provides required voltage magnification as well as galvanic isolation to reduce the leakage current and to ensure safety.

The HFL inverters so far discussed in literature could be classified into two major categories- multi-stage and single stage. In multi-stage topology an isolated DC-DC stage is cascaded with DC-line frequency AC stage through a bulky DC link filter capacitor, facing long term reliability issues. Single stage topologies do not use any intermediate stage filter capacitor. Two most discussed single stage topologies are- rectifier type and cyclo-converter type. In rectifier type [3] two back to back H bridge are used in the secondary of HFT to convert the high frequency AC to controllable magnitude and line frequency AC. In cyclo-converter type [4], instead of two H bridge, a cyclo-converter is used in the secondary. A number of modulation strategies with additional snubber circuits are discussed in literature to achieve soft-switching of the mentioned topologies. In [5]

[^0]source based commutation technique is employed to achieve soft switching with out using any additional snubber circuit. In [6] leakage energy of HFT is used to achieve soft switching of a primary side push-pull based HFL inverter.

In [7]-[9] unidirectional $3 \phi$ high frequency link inverter topologies are discussed. The DC side converter of these unidirectional three phase topologies have three H -bridges. This paper proposes a three level structure for the DC side converter, in Fig. 1. This structure, assuming same DC voltage level and switching frequency has the following advantages- 1) same number of switches with lower (half) voltage blocking capacity and hence has better switching and conduction characteristics [10], [11]; 2) same number of switches conduct but due to lower blocking voltage rating the conduction loss will be reduced; 3) Lower switching loss (if hard switched) due to reduced DC bus voltage and better switching loss characteristics of the devices; 4) smaller filter requirement due to improvement in the quality of the PWM output voltage waveform [10], [11].

The proposed topology with suggested modulation scheme has following attributes: (i) single stage architecture with no interstage DC capacitor and suitable for unidirectional power flow, (ii) DC side high frequency inverter has diode clamped three level structure $\Rightarrow$ lower switching and conduction loss, lower voltage blocking devices without increasing number of control switches and smaller filter, (iii) soft-switched DC side high frequency inverter, (iv) Active switches in the AC side converter are line frequency switched, which implies negligible switching loss. This feature also opens up the possibility of direct integration of medium voltage AC grid using inherently slow high voltage blocking semiconductor devices, (v) galvanic isolation using compact and high power density high frequency transformer.

The paper is organized as follows. Section II presents modulation strategy and soft-switching technique of the converter for unity power factor operation. Key simulation results are presented in section III.

## II. Steady state operation and analysis

This section presents a detailed description of steady state operation of the proposed converter. The analysis is divided into two subsections- (a) modulation strategy to generate $3 \phi$ line frequency AC voltage and (b) soft switching techniques of the primary side high frequency inverter.


Fig. 1: Proposed three level $3 \phi$ HF link inverter

## A. Modulation strategy

The modulation strategy to generate balanced $3 \phi \mathrm{AC}$ voltage at the grid end is similar for all three phases and the modulation is done in primary side high frequency inverter. Here the modulation scheme to generate phase $a$ voltage is discussed in details and is shown in Fig.2. The reference voltage signals $v_{r e f_{a, b, c}}$ are in same phase with the line current $i_{a, b, c}$. The $a$ phase voltage reference $v_{r e f_{a}}$ is given as-

$$
\begin{equation*}
v_{r e f_{a}}(t)=M|\sin (2 \pi f t)| \tag{1}
\end{equation*}
$$

where $M$ and $f$ are peak modulation index and the grid frequency respectively. The voltage reference is compared with an unipolar high frequency $\left(\frac{1}{T_{S}}\right)$ triangular carrier to generate the PWM signal $P$.

$$
P(t)= \begin{cases}1, & v_{r e f_{a}} \geq v_{\text {carrier }}  \tag{2}\\ 0, & \text { otherwise }\end{cases}
$$

A high frequency $\left(\frac{1}{2 T_{S}}\right)$ square wave signal $X$ is used to generate the gating signals of $S_{A_{1}, A_{4}}$. For $k^{t h}$ switching cycle $X(t)$ is defined as-

$$
X(t)= \begin{cases}1, & 2(k-1) T_{S} \leq t \leq(2 k-1) T_{S}  \tag{3}\\ 0, & (2 k-1) T_{S} \leq t \leq 2 k T_{S}\end{cases}
$$

The gating signals of $S_{A_{1}, A_{4}}$ are given as-

$$
\begin{align*}
G_{S_{A_{1}}} & =P \bullet X  \tag{4}\\
G_{S_{A_{4}}} & =P \bullet \bar{X} \tag{5}
\end{align*}
$$

$S_{A_{2}}$ and $S_{A_{3}}$ are turned ON with $S_{A_{1}}$ and $S_{A_{4}}$ respectively. But $S_{A_{2}}$ is turned OFF when $S_{A_{4}}$ is gated ON. Similarly, $S_{A_{3}}$ is turned OFF when the gating signal at $S_{A_{1}}$ is applied. The described switching scheme applies a PWM high frequency $\left(\frac{1}{2 T_{S}}\right)$ square wave voltage across the transformer primary $v_{A N}$ as shown in Fig. 2a. The applied voltage ensures the flux balance of the transformer over a period of $2 T_{S}$. The applied voltage at the transformer primary has three levels- $+\frac{V_{d c}}{2}$, zero and $-\frac{V_{d c}}{2}$. Active power transfer happens during non zero state. The secondary side diode bridge $D_{a_{1}}-D_{a_{4}}$ rectifies the high frequency AC to get the PWM line frequency AC $v_{a n}$ as shown in Fig. 2a. The switches $Q_{a_{1}}$ and $Q_{a_{2}}$ are line frequency switched (see Fig.

(a)

(b)

Fig. 2: Modulation strategy- (a) switching scheme of primary side converter for phase $a$ shown in a line frequency cycle, (b) carrier, reference waveforms and gating signals of secondary side switches.

2b) and are turned on based on the direction of the line current $i_{a}$. The average PWM line frequency AC output $v_{a n}$ is expressed as-

$$
\begin{equation*}
\bar{v}_{a n}(t)=T_{r} M V_{d c} \sin (2 \pi f t) \tag{6}
\end{equation*}
$$

where, $T_{r}=\frac{N_{2}}{N_{1}}$ is turns ratio of the HFT.

## B. Soft-switching strategy of the primary side high frequency inverter

The secondary side switches $Q_{a_{1}, a_{2}}, Q_{b_{1}, b_{2}}, Q_{c_{1}, c_{2}}$ are line frequency switched, resulting negligible switching losses. The primary side high frequency inverter is softswitched over most part of the line frequency cycle. The line frequency currents $i_{a, b, c}$ are inductive and are slowly varying quantities. Properly filtered line currents can be modelled as a constant current source $I_{a, b, c}$ in one switching frequency cycle. Soft-switching of the primary side converter is achieved using transformer leakage inductance and device parasitic capacitance. The soft-switching strategy is similar for all the three phases and independent of the polarity of the line currents $i_{a, b, c}$. The switching strategy of phase $a$ is discussed in detail when the line current $i_{a}$ is positive and $Q_{a_{1}}$ is conducting. The commutation process described here shows the reversal of transformer primary current polarity from positive to negative. Negative to positive transition of the transformer current follows the similar switching sequence with other symmetrical switches. The commutation process and the switching waveforms are shown in Fig. 3 and Fig. 4 respectively.

1) Mode 1: (Fig. 3a, $t<t_{0}$ ): In primary side the switches $S_{A_{1}}, S_{A_{2}}$ are conducting and a positive voltage $\frac{V_{d c}}{2}$ is applied across the transformer primary winding $A N$. The polarity of the transformer primary current $i_{p_{a}}$ is positive. In secondary side, the diode $D_{a_{1}}$ and the switch $Q_{a_{1}}$ are conducting. The power transfer is happening from DC to AC side. The primary and secondary side switch currents are $i_{p_{a}}=T_{r} I_{a}$ and $i_{D_{a_{1}}}=I_{a}$ respectively. Considering equal device capacitances, the voltage across the devices $S_{A_{3}, A_{4}}$ are $\frac{V_{d c}}{2}$. The voltage across the diodes $D_{1,2}$ are $\frac{V_{d c}}{2}$ and zero respectively.
2) Mode 2: (Fig. 3b, $t_{0}<t<t_{1}$ ): At $t=t_{0}$ the switch $S_{A_{1}}$ is turned OFF. Considering the device capacitance, the voltage across the device can not change instantly. So, the turn OFF of $S_{A_{1}}$ is considered as soft (zero voltage) turn OFF. In this interval the primary current $i_{p_{a}}$ does not change and is same as in last interval. $i_{p_{a}}$ starts charging the device capacitance of $S_{A_{1}}$ and discharging the capacitances of $S_{A_{3}, A_{4}}$. The device capacitances of $S_{A_{1}, A_{2}, A_{3}, A_{4}}$ are denoted as $C_{1,2,3,4}$ respectively. The governing circuit equations are given as-

$$
\begin{equation*}
v_{C_{1}}+v_{C_{3}}+v_{C_{4}}=V_{d c} \tag{7}
\end{equation*}
$$

where $v_{C_{1}, C_{3}, C_{4}}$ are the voltages across the devices $S_{A_{1}, A_{3}, A_{4}}$.

$$
\begin{gather*}
C_{1} \frac{d v_{C_{1}}}{d t}=C_{3} \frac{d v_{C_{3}}}{d t}+i_{p_{a}}  \tag{8}\\
C_{3} \frac{d v_{C_{3}}}{d t}=C_{4} \frac{d v_{C_{4}}}{d t} \tag{9}
\end{gather*}
$$



Fig. 3: Commutation process- (a) $t<t_{0}$, (b) $t_{0}<t<t_{1}$, (c) $t_{1}<t<t_{2}$, (d) $t_{2}<t<t_{3}$, (e) $t_{3}<t<t_{4}$, (f) $t_{4}<t<t_{5}$, (g) $t>t_{5}$.

Using equations (7)- (9), the voltage across the devices are expressed as-

$$
\begin{equation*}
v_{C_{1}}(t)=\frac{T_{r} I_{a}}{C_{e q 1}} \cdot\left(t-t_{0}\right) \tag{10}
\end{equation*}
$$



Fig. 4: Switching waveforms illustrating soft-switching operation

Where, $C_{e q 1}$ is expressed as $\left(\frac{C_{1} C_{3}+C_{1} C_{4}+C_{3} C_{4}}{C_{3}+C_{4}}\right)$.

$$
\begin{gather*}
v_{C_{3}}(t)=\frac{V_{d c}}{2}-\left(\frac{C_{4}}{\left(C_{3}+C_{4}\right)} \cdot \frac{T_{r} I_{a}}{C_{e q 1}} \cdot\left(t-t_{0}\right)\right)  \tag{11}\\
v_{C_{4}}(t)=\frac{V_{d c}}{2}-\left(\frac{C_{3}}{\left(C_{3}+C_{4}\right)} \cdot \frac{T_{r} I_{a}}{C_{e q 1}} \cdot\left(t-t_{0}\right)\right)  \tag{12}\\
v_{D_{1}}(t)=\frac{V_{d c}}{2}-\frac{T_{r} I_{a}}{C_{e q 1}} \cdot\left(t-t_{0}\right)  \tag{13}\\
v_{D_{2}}(t)=\frac{C_{3}}{\left(C_{3}+C_{4}\right)} \cdot \frac{T_{r} I_{a}}{C_{e q 1}} \cdot\left(t-t_{0}\right) \tag{14}
\end{gather*}
$$

At $t=t_{1}, v_{C_{1}}$ is charged to $\frac{V_{d c}}{2}$. The time $t_{1}$ is given as

$$
\begin{equation*}
t_{1}=t_{0}+\frac{C_{e q 1}}{T_{r} I_{a}} \frac{V_{d c}}{2} \tag{15}
\end{equation*}
$$

At $t_{1}$ the voltages across $S_{A_{3}, A_{4}}$ are-

$$
\begin{align*}
& v_{C_{3}}\left(t_{1}\right)=\frac{C_{4}}{C_{3}+C_{4}} \frac{V_{d c}}{2}  \tag{16}\\
& v_{C_{4}}\left(t_{1}\right)=\frac{C_{3}}{C_{3}+C_{4}} \frac{V_{d c}}{2} \tag{17}
\end{align*}
$$

Considering similar rating devices, the device capacitances are nearly equal or in the same order of magnitude. The device capacitances: $C_{1} \simeq C_{2} \simeq C_{3} \simeq C_{4} \simeq C$. The device voltages are given as- $v_{C_{1}}\left(t_{1}\right)=\frac{V_{d c}}{2}, v_{C_{3}}\left(t_{1}\right)=$ $v_{C_{4}}\left(t_{1}\right)=v_{D_{2}}\left(t_{1}\right)=\frac{V_{d c}}{4}$ and $v_{D_{1}}\left(t_{1}\right)=0$
3) Mode 3: (Fig. 3c, $t_{1}<t<t_{2}$ ): At $t=t_{1}$ the diode $D_{1}$ is forward biased. The switch $S_{A_{2}}$ and the diode $D_{1}$ carry the primary current $i_{p_{a}}$. This applies a zero voltage across the transformer primary. There is no active power flow from DC to AC side during this interval. The secondary side current flows through $D_{a_{1}}$ and $Q_{a_{1}}$. At the end of this interval $S_{A_{2}}$ is turned OFF. The capacitance across $S_{A_{2}}$ ensures zero voltage turn OFF of $S_{A_{2}}$ as the voltage across the capacitor can not change instantaneously.
4) Mode 4: (Fig. 3d, $t_{2}<t<t_{3}$ ): At the beginning of this interval the primary current $i_{p_{a}}$ starts falling and it starts charging the device capacitance of $S_{A_{2}}$ and discharging the capacitances of $S_{A_{3}, A_{4}}$. A negative voltage is applied across the transformer primary $A N$. For this reason the secondary diode $D_{a_{2}}$ is forward biased. The governing circuit equations are given as-

$$
\begin{gather*}
i_{D_{a_{1}}}+i_{D_{a_{2}}}=I_{a}  \tag{18}\\
i_{p_{a}}=T_{r}\left(i_{D_{a_{1}}}-i_{D_{a_{2}}}\right)  \tag{19}\\
C_{2} \frac{d v_{C_{2}}}{d t}=C_{3} \frac{d v_{C_{3}}}{d t}+i_{p_{a}}  \tag{20}\\
\frac{d v_{C_{2}}}{d t}=-\left(\frac{d v_{C_{3}}}{d t}+\frac{d v_{C_{4}}}{d t}\right)  \tag{21}\\
C_{3} \frac{d v_{C_{3}}}{d t}=C_{4} \frac{d v_{C_{4}}}{d t}  \tag{22}\\
v_{C_{2}}+L_{A} \frac{d i_{p_{a}}}{d t}=0 \tag{23}
\end{gather*}
$$

where $L_{A}$ is leakage inductance of the HFT seen from primary. Using equations (18)-(23) device voltages and currents are expressed as-

$$
\begin{gather*}
i_{p_{a}}(t)=T_{r} I_{a} \cos \frac{t}{\sqrt{L_{A} C_{e q 2}}}  \tag{24}\\
v_{C_{2}}(t)=T_{r} I_{a} \sqrt{\frac{L_{A}}{C_{e q 2}}} \sin \frac{t}{\sqrt{L_{A} C_{e q 2}}}  \tag{25}\\
v_{C_{3}}(t)=v_{C_{3}}\left(t_{2}\right)-\frac{C_{4} \cdot T_{r} I_{a}}{C_{3}+C_{4}} \sqrt{\frac{L_{A}}{C_{e q 2}}} \sin \frac{t}{\sqrt{L_{A} C_{e q 2}}}  \tag{26}\\
v_{C_{4}}(t)=v_{C_{4}}\left(t_{2}\right)-\frac{C_{3} \cdot T_{r} I_{a}}{C_{3}+C_{4}} \sqrt{\frac{L_{A}}{C_{e q 2}}} \sin \frac{t}{\sqrt{L_{A} C_{e q 2}}} \tag{27}
\end{gather*}
$$

$$
\begin{gather*}
v_{D_{2}}(t)=\frac{V_{d c}}{4}+\frac{C_{3} \cdot T_{r} I_{a}}{C_{3}+C_{4}} \sqrt{\frac{L_{A}}{C_{e q 2}}} \sin \frac{t}{\sqrt{L_{A} C_{e q 2}}}  \tag{28}\\
i_{D_{a_{1}}}(t)=\frac{I_{a}}{2}\left(1+\cos \frac{t}{\sqrt{L_{A} C_{e q 2}}}\right)  \tag{29}\\
i_{D_{a_{2}}}(t)=\frac{I_{a}}{2}\left(1-\cos \frac{t}{\sqrt{L_{A} C_{e q 2}}}\right) \tag{30}
\end{gather*}
$$

where $C_{e q 2}$ is given as $\frac{C_{2} C_{3}+C_{2} C_{4}+C_{3} C_{4}}{C_{3}+C_{4}}$. Considering equal device capacitances, at $t=t_{3}, v_{C_{3}}$ and $v_{C_{4}}$ become zero and $C_{2}$ charges to $\frac{V_{d c}}{2}$.
5) Mode 5: (Fig. 3e, $t_{3}<t<t_{4}$ ): $v_{C_{3}}$ and $v_{C_{4}}$ can not become negative due to anti parallel diodes of the devices. In this interval the anti parallel diodes of $S_{A_{3}, A_{4}}$ are conducting the primary current. A negative voltage $-\frac{V_{d c}}{2}$ across the transformer primary causes the primary current to fall linearly. The primary current $i_{p_{a}}$ can be expressed as-

$$
\begin{equation*}
i_{p_{a}}(t)=i_{p_{a}}\left(t_{3}\right)-\frac{V_{d c}}{2 L_{A}}\left(t-t_{3}\right) \tag{31}
\end{equation*}
$$

The secondary diode currents are given as-

$$
\begin{align*}
& i_{D_{a_{1}}}(t)=\frac{I_{a}}{2}+\frac{i_{p_{a}}\left(t_{3}\right)}{2 T_{r}}-\frac{V_{d c}}{2 T_{r} L_{A}}\left(t-t_{3}\right)  \tag{32}\\
& i_{D_{a_{2}}}(t)=\frac{I_{a}}{2}-\frac{i_{p_{a}}\left(t_{3}\right)}{2 T_{r}}+\frac{V_{d c}}{2 T_{r} L_{A}}\left(t-t_{3}\right) \tag{33}
\end{align*}
$$

$S_{A_{3}, A_{4}}$ are turned ON during this interval to achieve zero current zero voltage switching (ZCZVS) as anti-parallel diodes are conducting. At $t=t_{4}, i_{p_{a}}$ becomes zero and the secondary side current $i_{D_{a_{1}}}=i_{D_{a_{2}}}$. Conditions to achieve ZVS of $S_{A_{3}, A_{4}}$ are given as-

$$
\begin{gather*}
I_{a}>\frac{V_{d c}}{2 T_{r}} \sqrt{\frac{C_{e q 2}}{L_{A}}}  \tag{34}\\
\left(t_{3}-t_{2}\right)<D T<\left(t_{4}-t_{2}\right) \tag{35}
\end{gather*}
$$

where, DT is the dead time between $S_{A_{2}}$ and $S_{A_{3}, A_{4}}$.
6) Mode 6: (Fig. 3f, $t_{4}<t<t_{5}$ ): In this interval switches $S_{A_{3}, A_{4}}$ start conducting and the primary current is negative. The primary and secondary currents keep changing with the same slopes as in last interval. At $t=t_{5}$, the primary current has reached steady state value $-T_{r} I_{a}$ and the diode currents are $i_{D_{a_{1}}}=0, i_{D_{a_{2}}}=I_{a}$.
7) Mode 7: (Fig. 3g, $t>t_{5}$ ): In primary side, $S_{A_{3}, A_{4}}$ and in secondary side $D_{a_{2}}, Q_{a_{1}}$ are conducting. A negative voltage is applied across the transformer primary and the transformer primary current polarity is also negative. So, active power is flowing from DC to AC side. This is a similar switching state like Mode 1.


Fig. 5: Simulated waveforms- (a) $3 \phi$ grid voltage and current, (b) Converter output voltage and current of phase $a$, (c) Primary voltage and current of HFT, (d) flux balance of HFT in high frequency switching cycles.


Fig. 6: Simulated soft-switching waveforms.

TABLE I: Simulation Parameters

| Parameter | Value |
| :---: | :---: |
| Input DC bus voltage $\left(V_{d c}\right)$ | 600 V |
| Peak modulation index $(M)$ | 0.8 |
| Grid voltage per phase $v_{g_{a}}(R M S)$ | 230 V |
| Grid frequency $(f)$ | 50 Hz |
| Output power $\left(P_{a}\right)$ | 100 kW |
| Carrier frequency $\left(\frac{1}{T_{S}}\right)$ | 10 kHz |
| Transformer turns ratio $\left(N_{1}: N_{2}\right)$ | $25: 34$ |
| Filter inductance $(0.5$ p.u at 50 Hz$)$ | $255 \mu H$ |
| Leakage inductance of HFT $(0.5$ p.u at 5 kHz$)$ | $5.5 \mu H$ |
| Device parasitic capacitance | 10 nF |
| Dead time of HF inverter | $1 \mu \mathrm{~S}$ |

## III. Simulation Results

The proposed converter is simulated in MATLAB simulink with 600 V DC bus and $400 \mathrm{~V}, 50 \mathrm{~Hz}$ grid supplying 100 kW power. The simulation results are verified with the theoretical analysis. The simulation parameters are shown in Table I. Balanced $3 \phi$ output voltage and current waveforms of the inverter at grid end are shown in Fig. 5a. The converter supplies the output power at unity power factor. The $a$ phase output voltage $\left(v_{a n_{t}}\right)$ and current ( $i_{a}$ ) waveforms of the converter before the filter inductor are shown in Fig. 5b. $i_{a}$ contains high frequency switching ripples and it is also in phase with the fundamental component of $\left(v_{a n_{t}}\right)$. The HFT primary voltage ( $v_{A N}$ ) and current ( $i_{p_{a}}$ ) waveforms are shown in Fig. 5c. The applied primary voltage ( $v_{A N}$ ) has three states$\pm 300 \mathrm{~V}$ and zero. The primary current ( $i_{p_{a}}$ ) does not contain any DC component. Fig. 5d shows the flux balance of the HFT in a switching cycle. $i_{\text {mag }}$ is magnetising current of the HFT. Net volt-second over a switching cycle $\left(2 T_{S}\right)$ is zero. Transition of $v_{A N}$ from +300 V to -300 V through zero is shown in Fig. 6. The turn OFF of $S_{A_{1}}$ and $S_{A_{2}}$ are soft considering the device capacitances. Where as zero voltage turn ON of $S_{A_{3}}$ and $S_{A_{4}}$ are ensured as the body diodes of the corresponding switches are conducting when the gating signals are applied.

## IV. Conclusion

A novel three phase three level high frequency link soft-switched unidirectional inverter is proposed for grid connected systems. The proposed topology has following features: (a) primary side HF inverter has similar structure of diode clamped three level converter, (b) single
stage with unidirectional power flow, (c) galvanic isolation using compact and high power density high frequency transformer which reduces the overall size of the system, (d) partially soft-switched primary side HF inverter improves the converter efficiency, (e) line frequency switched secondary side converter reduces the converter switching loss. The modulation strategy and soft-switching principle are discussed in details. The simulation waveforms verify the theoretical analysis. The proposed converter can be popular for low power applications like- power electronic interface of rooftop solar or residential fuel cell with high system efficiency. This topology can also be a promising solution for high power application like direct integration of renewable energy sources (utility scale PV) with medium voltage AC grid as high voltage blocking and inherently slow semiconductor devices can be used in the secondary side line frequency switched converter.

## References

[1] S. Essakiappan, H. S. Krishnamoorthy, P. Enjeti, R. S. Balog, and S. Ahmed, "Multilevel medium-frequency link inverter for utility scale photovoltaic integration," IEEE Transactions on Power Electronics, vol. 30, no. 7, pp. 3674-3684, 2015.
[2] C. G. Branco, R. P. Torrico-Bascope, C. M. Cruz, and K. d. A. Francisco, "Proposal of three-phase high-frequency transformer isolation ups topologies for distributed generation applications," IEEE Transactions on Industrial Electronics, vol. 60, no. 4, pp. 15201531, 2013.
[3] D. De and V. Ramanarayanan, "A dc-to-three-phase-ac highfrequency link converter with compensation for nonlinear distortion," IEEE Transactions on Industrial Electronics, vol. 57, no. 11, pp. 3669-3677, 2010.
[4] K. Inagaki and S. Okuma, "High frequency link dc/ac converters using three phase output pwm cycloconverters for uninterruptible power supplies," in Telecommunications Energy Conference, 1991. INTELEC'91., 13th International, pp. 580-586, IEEE, 1991.
[5] K. Basu and N. Mohan, "A high-frequency link single-stage pwm inverter with common-mode voltage suppression and source-based commutation of leakage energy," IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 3907-3918, 2014.
[6] Z. Chen, Q. Wu, and Y. Yuan, "A novel zero-voltage-switching push-pull high-frequency-link single-phase inverter," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 2, pp. 421-434, 2016.
[7] S. Mazumder, "A novel hybrid modulation scheme for an isolated high-frequency-link fuel cell inverter," in Power and Energy Society General Meeting-Conversion and Delivery of Electrical Energy in the 21st Century, 2008 IEEE, pp. 1-7, IEEE, 2008.
[8] R. Huang and S. K. Mazumder, "A soft switching scheme for multiphase dc/pulsating-dc converter for three-phase high-frequencylink pulsewidth modulation (pwm) inverter," IEEE Transactions on Power Electronics, vol. 25, no. 7, pp. 1761-1774, 2010.
[9] S. K. Mazumder and A. Rahnamaee, "Overview of novel lossmitigating schemes for high-frequency-link inverters with application potential for photovoltaics, wind, fuel cell, energy storage, and ev/hev," in Power Electronics and Applications (EPE 2011), Proceedings of the 2011-14th European Conference on, pp. 1-9, IEEE, 2011.
[10] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Transactions on Industry Applications, vol. 41, no. 3, pp. 855-865, 2005.
[11] M. Schweizer, T. Friedli, and J. W. Kolar, "Comparative evaluation of advanced three-phase three-level inverter/converter topologies against two-level systems," IEEE Transactions on industrial electronics, vol. 60, no. 12, pp. 5515-5527, 2013.


[^0]:    978-1-5386-3864-4/17/\$31.00 © 2017 IEEE

