# Analytical Switching Transient Model of TO-247-4 Packaged SiC MOSFETs and Comparison with TO-247-3 Devices 

Manish Mandal<br>Dept. of Electrical Engineering<br>Indian Institute of Science<br>Bangalore, India<br>manishmandal@iisc.ac.in

Shamibrota Kishore Roy<br>Dept. of Electrical Engineering<br>Indian Institute of Science<br>Bangalore, India<br>shamibrotar@iisc.ac.in

Kaushik Basu<br>Dept. of Electrical Engineering<br>Indian Institute of Science<br>Bangalore, India<br>kbasu@iisc.ac.in


#### Abstract

SiC MOSFETs in TO-247-4 package (Kelvin-source configuration) offers the advantages of faster switching transients and lower switching losses compared to TO-247-3 packaged (common-source configuration) SiC MOSFETs. Due to small value of the common-source inductance in TO-247-4 package, switching dynamics of SiC MOSFETs can be significantly different. This paper presents a detailed analytical switching transient model of TO-247-4 packaged SiC MOSFETs where SiC Schottky diode (SBD) is used as a freewheeling diode. The model considers detailed nonlinear device characteristics of both SiC MOSFET and SiC SBD along with the effect of the external circuit parasitics. The proposed model is validated through behavioral simulation and experiment for a 1.2 kV TO-247-4 packaged SiC MOSFET and SBD pair for a range of operating conditions. In addition, switching loss, $(d i / d t)$ and $(d v / d t)$ obtained for the TO-247-4 packaged SiC MOSFET are compared with TO-247-3 packaged device.


Index Terms- switching transient, SiC MOSFETs, kelvinsource, common-source

## I. Introduction

SiC MOSFETs are wide-bandgap power semiconductor devices and are commonly used in the voltage segment of $900-1700 \mathrm{~V}$. They are superior to similarly rated silicon $(\mathrm{Si})$ insulated gate bipolar junction transistor (IGBT) due to their electrical and thermal performances [1]. These MOSFETs are commercially available in three discrete packages: TO-247-3, TO-247-4, and TO-263-7. Among these packages, TO-247-3 and TO-247-4 are through-hole packages, and are suitable for high-power designs. (see Fig. 1).

SiC MOSFETs in the TO-247-3 package (common-source configuration) have been widely used in power electronic converters. These devices have a significant amount of commonsource inductance, which limits the maximum achievable switching speed and minimum achievable switching loss [2]. Kelvin-source configured (TO-247-4 packaged) SiC MOSFETs overcome the above limitations of the TO-247-3 packaged devices. By providing two separate connections; Kelvinsource (KS) for the gate input signal and the power-source (PS) for the connection in the power circuit, the amount of common-source inductance $\left(L_{s}\right)$ coupling the gate and the power loop can be dramatically reduced. As a result, these


Fig. 1: SiC MOSFETs in TO-247-4 and TO-247-3 Packages
devices can achieve faster switching transients and smaller switching losses compared to the TO-247-3 devices.

Switching loss estimation methods in the literature can be classified as simulation, experiment, and analytical methods. Among the three methods, analytical methods are usually preferred in designing power electronic converters. This method is superior to the simulation-based methods such as the behavioral model (i.e., Spice simulation), as it is free from convergence issues [3] and provides insight into the switching process [4].

Analytical method has been adopted by some earlier works [4], [5] to study the switching transient of SiC MOSFET and to estimate the switching loss as well as $(d i / d t)$ and $(d v / d t)$. However, all these works are targeted at TO-2473 packaged devices. Due to the presence of insignificant $L_{s}$ (0.2-1 nH), the switching transitions of TO-247-4 devices can be significantly different. A recent work [6] has provided a qualitative discussion of the switching transient of TO-2474 and TO-247-3 devices. However, it ignores the impact of external parasitic capacitances, and it also does not provide any analytical model for the computation of the important switching transient quantities such as loss, $(d i / d t)$ and $(d v / d t)$.

This work presents a detailed analytical model to study the switching transients of the TO-247-4 packaged SiC MOSFETs and SiC SBD pair. It considers non-linear nature of the


Fig. 2: Circuit configuration for switching transient analysis: (a) buck chopper configuration, (b) SiC SBD model, (c) SiC MOSFET model
channel current and functional dependence of device parasitic capacitances on their terminal voltages, along with the effect of external circuit parasitics. The proposed analytical model estimates switching loss, $(d i / d t)$ and $(d v / d t)$, and it is validated through behavioral simulation and experiment for a 1.2 kV TO-247-4 device and an SBD pair. Also, a comparison of switching losses, $(d i / d t)$ and $(d v / d t)$ of SiC MOSFETS in TO-247-3 and TO-247-4 package is presented. This work also provides additional important observations (compared to [6]) such as: 1) for low gate resistance, a significant difference between the drain and channel current exists, and drain-source voltage reduces throughout the current-rise period (turn-on transition), and 2) during the voltage-rise period (turn-off transition), the channel current collapses to zero for most of the operating conditions. As a result, both turn-on and turn-off losses are reduced substantially.

## II. BEHAVIOURAL MODELING

To study the hard switching dynamics of the SiC MOSFET in TO-247-4 package, a buck-chopper circuit is considered, as shown in Fig. 2(a). A SiC Schottky diode (SBD) is used as freewheeling diode. The input of the buck chopper is connected to an ideal DC voltage source $\left(V_{d c}\right)$. An inductive load is connected at the output of the buck circuit, which during the switching transitions is modeled as a constant current sink $I_{0}$.

The behavioral model of the $\operatorname{SiC} \operatorname{MOSFET}(Q)$ is shown in Fig. 2(c). It is modeled as a three-terminal device with external terminals $g^{\prime}, d^{\prime}$ and $s^{\prime}$, respectively. For the switching transient analysis, lead inductances associated with the Kelvin-source (KS) and the power-source (PS) pins are clubbed with gate loop trace inductance $L_{g(e)}$ and power loop trace inductance $L_{p}$ respectively. Hence, total gate loop inductance increases for the Kelvin-source configured SiC MOSFETs. Channel current of $Q$ is modeled as a voltage-dependent current source $i_{c h}\left(v_{g s}, v_{d s}\right)$. Both the transfer characteristic ( $i_{d}$ vs $v_{g s}$ ) and the output characterisitics $\left(i_{d}\right.$ vs $\left.v_{d s}\right)$ given in the datasheet of the SiC MOSFET is used for accurate representation of $i_{c h}$ throughout the range of the gate-source voltage $\left(v_{g s}\right)$ and

(a)
(b)

Fig. 3: Curve fitting (a) Transfer Characteristics (b) Output Characteristics


Fig. 4: Capacitance Curve fitting (a) C3M0075120K SiC MOSFET (b) C4D10120A SiC SBD
the drain-source voltage $\left(v_{d s}\right)$. Fig. 3(a) and Fig. 3(b) shows the application of (1) in fitting the transfer and the ouput characterisitics given in the datasheet. $L_{d}$ is the drain-lead inductance, and $L_{s}$ is the common source inductance of $Q$. Unlike TO-247-3 packaged SiC MOSFETs, the value of $L_{s}$ is small in TO-247-4 package due to Kelvin source connection [4] (i.e., $L_{s}$ is typically around $5-10 \mathrm{nH}$ for TO-247-3 package, whereas it is around $0.2-1 \mathrm{nH}$ for TO-247-4 package). This makes the switching dynamics of these devices different from its TO-247-3 counterpart. $R_{g(i)}$ and $L_{g(i)}$ are the internal gate resistance and inductance of $Q$ respectively.

$$
\begin{gather*}
C_{g d}\left(v_{d g}\right)=\left\{\begin{array}{lr}
C_{o x}=\frac{k_{1}}{k_{3}} & v_{d g}<0 \\
\frac{k_{1}}{\left(1+\frac{v_{d g}}{k_{2}}\right)^{0.5}+k_{3}} & 0 \leq v_{d g} \leq V_{T} \\
\frac{k_{4}}{\left(1+\frac{v_{d g}-V_{T}}{k_{5}}\right)^{0.35}} & v_{d g} \geq V_{T} \\
C_{d s}\left(v_{d s}\right)=\frac{k_{6}}{\left(1+\frac{v_{d s}}{k_{7}}\right)^{0.5}}
\end{array} .\right. \tag{2a}
\end{gather*}
$$

Gate-source capacitance $\left(C_{g s}\right)$, gate-drain capacitance $\left(C_{g d}\right)$ and drain-source capacitance $\left(C_{d s}\right)$ are internal capacitance of the SiC MOSFET. Whereas $C_{g s} \approx C_{i s s}\left(V_{d c}\right)$ is assumed

$$
i_{c h}=\left\{\begin{array}{l}
0  \tag{1b}\\
\frac{K_{p} K_{f}\left(\left(v_{g s}-V_{t h}\right) v_{d s}-\left(P_{v f}^{y-1} / y\right)\left(v_{g s}-V_{t h}\right)^{2-y} v_{d s}^{y}\right)}{\left(1+\theta\left(v_{g s}-V_{t h}\right)\right)}, \\
\frac{K_{p}\left(v_{g s}-V_{t h}\right)^{2}}{2\left(1+\theta\left(v_{g s}-V_{t h}\right)\right)},
\end{array}\right.
$$

$$
\begin{equation*}
v_{g s}<V_{t h} \tag{1a}
\end{equation*}
$$

$$
v_{d s}<\left(v_{g s}-V_{t h}\right) / P_{v f}, v_{g s}>V_{t h}
$$

$$
\begin{equation*}
v_{d s}>\left(v_{g s}-V_{t h}\right) / P_{v f}, v_{g s}>V_{t h} \tag{1c}
\end{equation*}
$$

to be a constant capacitance, $C_{g d}$ and $C_{d s}$ are non-linear functions of their terminal voltages $v_{d g}$ and $v_{d s}$, respectively (see [4]). The variation of these capacitances with voltages can be obtained from the capacitance vs $v_{d s}$ plot provided in the datasheet using the relations; $C_{g d}=C_{r s s}$ and $C_{d s}=$ $C_{o s s}-C_{r s s}$. It is be noted that for negative values of $v_{d g}$, $C_{g d}$ is a large capacitance equal to the capacitance of the gate oxide layer $C_{o x}$ [4]. (2) and (3) denotes the non-linear function form used for the capacitances $C_{g d}$ and $C_{d s}$ respectively. Fig. 4(a) shows the effectiveness of the capacitance in fitting the datasheet curves.

$$
\begin{equation*}
C_{D}\left(v_{D}\right)=\frac{k_{8}}{\left(1+\frac{v_{D}}{k_{9}}\right)^{0.5}} \tag{4}
\end{equation*}
$$

The behavioral model for SiC Schottky diode $(D)$ is also shown in Fig. 2(b). The diode is modeled as an ideal diode with zero voltage drop in forward-biased condition. In reversebiased condition, it is modeled as a voltage-dependent capacitor $C_{D}\left(v_{D}\right)$ where $v_{D}$ is the reverse voltage acroos the diode. $C_{D}\left(v_{D}\right)$ can be obtained from the datasheet of the SiC SBD. (4) is used for modeling this reverse-biased capacitance of the diode and it is plotted in Fig. 4(b).

The SiC MOSFET is driven with the gate drive voltage $v_{G}$. While the positive level $V_{G G}$ is used to drive the MOSFET at recommended on-state resistance and sufficient switching speed, negative voltage level $V_{E E}$ is used to prevent the device against false turn-on events. $R_{g(e)}$ is the external gate resistance which includes the driver internal resistance.

Fast switching transitions of SiC MOSFETs excites external circuit parasitics such as $L_{g(e)}, L_{p}, C_{g^{\prime} d^{\prime}(e)}, C_{d^{\prime} s^{\prime}(e)}$ and $C_{D(e)} . L_{g(e)}$ represents the external gate inductance. It is contributed by the gate driver IC pin inductance, inductance of $K S$ pin and the PCB trace inductance connecting the gate and source pins of the SiC MOSFET to the gate driver. $L_{p}$ represents the total power loop inductance, and it is the summation of DC bus inductance (contributed by layout of DC bus and ESL of DC bus capacitor), lead inductances of $D$ and connection inductances of $Q$ and $D . C_{g^{\prime} d^{\prime}(e)}$ and $C_{d^{\prime} s^{\prime}(e)}$ are external capacitances across $g^{\prime}, d^{\prime}$ nodes and $d^{\prime}, s^{\prime}$ nodes of the SiC MOSFET and these are contributed by PCB layout. $C_{D(e)}$ is the external parasitic capacitance across $a, k$ nodes of $D$ and it is the summation of layout capacitance and highfrequency parasitic capacitance of the inductive load.

The time evolution of gate-source voltage $v_{g s}(t)$, drainsource voltage $v_{d s}(t)$ and channel current $i_{c h}(t)$ during switching transitions are the key waveforms related to switching dynamics study and switching loss estimation. Due to the presence of internal device and circuit parasitics, it is not
possible to measure these waveforms experimentally. The measurable waveforms are $v_{g^{\prime} s^{\prime}}(t), v_{d^{\prime} s^{\prime}}(t)$ and $i_{p}(t)$ (Fig. 2). The actual switching loss $(E)$ in the MOSFET is given by (5) and the apparent loss $\left(E^{\prime}\right)$ is given by (6) where $T$ is the switching transition time. Note, $E^{\prime}$ can be obtained from double pulse test based experimental measurement. Kindly also note that $v_{g s}(t), v_{d s}(t)$ and $i_{c h}(t)$ are obtained from the simulation of the behavioral model is MATLAB/Simulink.

$$
\begin{align*}
E & =\int_{0}^{T} v_{d s}(\tau) i_{c h}(\tau) d \tau  \tag{5}\\
E^{\prime} & =\int_{0}^{T} v_{d^{\prime} s^{\prime}}(\tau) i_{p}(\tau) d \tau \tag{6}
\end{align*}
$$

## III. Analytical modeling of Switching dynamics

This section aims to analyse the turn-on and turn-off switching dynamics of the TO-247-4 packaged SiC MOSFET and SBD pair. It also estimates the actual switching loss $(E)$, and $(d v / d t)$ and $(d i / d t)$ rates for a given operating condition $\left(V_{d c}\right.$, $I_{0}$ ) and gate driver parameters $\left(V_{E E}, V_{G G}, R_{g(e)}\right)$. The devicerelated parameters $\left(C_{g s}, C_{g d}\left(v_{d g}\right), C_{d s}\left(v_{d s}\right), V_{t h}, K_{p}, K_{f}\right.$, $\theta, R_{g(i)}$ and $C_{D}\left(v_{D}\right)$ ) are obtained from the datasheets and the external circuit parasitics $\left(L_{s}, L_{p}, C_{g^{\prime} d^{\prime}(e)}, C_{d^{\prime} s^{\prime}(e)}\right.$ and $\left.C_{D(e)}\right)$ can be approximately estimated from electromagnetic simulation [7] or experimental measurements [8]. Note: effect of $L_{g(i)}$ and $L_{g(e)}$ are negligible in switching dynamics other than initial delay period and hence, it is not considered in the analysis.

## A. Turn-on analytical model

Turn-on switching dynamics of the TO-247-4 packaged SiC MOSFET can be divided into four stages: Stage I (turnon delay period), Stage II ( current-rise period), Stage III (intermediate period) and Stage IV (voltage-fall period) as shown in Fig. 5(a)). Note: divisions of these stages are similar to TO-247-3 packaged SiC MOSFET [9]. $t_{I}, t_{I I}, t_{I I I}$ and $t_{I V}$ denote the time period of these modes respectively.

1) Stage I - Turn-on delay period: The turn-on switching dynamics begins when a positive gate pulse $V_{G G}$ is applied and the MOSFET enters into Stage I. Gate-source voltage $v_{g s}$ increases exponentially with time constant $\tau=\left(R_{g(e)}+\right.$ $\left.R_{g(i)}\right) C_{g s} . i_{c h}$ remains zero throughout this period, and the entire load current $I_{0}$ freewheels through the diode. MOSFET blocks the entire dc bus voltage $V_{d c}$ (see Fig. $5(a)$ ). This stage ends when $v_{g s}$ reaches $V_{t h}$. Switching loss incurred in this stage $E_{I}$ is zero.


Fig. 5: Turn-on Simulation Waveforms (a) TO-247-4 Packaged SiC MOSFET (b) TO-247-3 Packaged SiC MOSFET


Fig. 6: Stage II Equivalent circuit
2) Stage II - Current-rise period: After $v_{g s}$ exceeds $V_{t h}$, $i_{c h}$ starts to increase. In this stage, SiC MOSFET is in the saturation region, so $i_{c h}$ is a non-linear function of $v_{g s}$ (see (1c)). The diode $D$ is in the forward biased condition and $v_{D} \approx 0$. Unlike the TO-247-3 packaged SiC MOSFET, $i_{p}$ lags behind $i_{c h}$ for the entire duration of Stage II and as a consequence, the drain-source voltage $v_{d s}$ experiences fall in its value and does not remain constant (see Fig. 5(a) and Fig. 5(b) for TO-247-4 and TO-247-3 package devices respectively). Due to significant change in the value of $v_{d s}$, currents $\left(C_{g d} d v_{d g} / d t\right.$ and $\left.C_{g^{\prime} d^{\prime}(e)} d v_{d g^{\prime}} / d t\right)$ are induced in the gate circuit. This results in the coupled dynamics of the gate and the power loop. Note: [6] considers $i_{p} \approx i_{c h}$ and hence dynamics of gate and power circuit can be decoupled.

The equivalent circuit of Stage II is shown in Fig. 6. Applying KCL at node $g$ and KVL in gate loop alongwith the approximation $\left(d v_{d^{\prime} g^{\prime}} / d t\right) \approx\left(d v_{d g} / d t\right)$, we get (7) where $\tau_{1}=\left(R_{g}\left(C_{g s}+C_{g d}\left(v_{d g}\right)\right)+R_{g(e)} C_{g^{\prime} d^{\prime}(e)}\right)$ and


Fig. 7: Stage III Equivalent circuit
$\tau_{2}=\left(R_{g} C_{g d}\left(v_{d g}\right)+R_{g(e)} C_{g^{\prime} d^{\prime}(e)}\right) . \mathrm{KVL}$ in the power loop with approximation $i_{d} \approx i_{s} \approx i_{p}$, (8) can be obtained. Also, applying KCL at node $d$ with approximation $\left(d v_{d^{\prime} g^{\prime}} / d t\right) \approx$ $\left(d v_{d g} / d t\right)$, (9) can be obtained.

$$
\begin{align*}
V_{G G} & \approx \tau_{1} \frac{d v_{g s}}{d t}+v_{g s}+L_{s} \frac{d i_{p}}{d t}-\tau_{2} \frac{d v_{d s}}{d t}  \tag{7}\\
v_{d s} & =V_{d c}-\left(L_{p}+L_{d}+L_{s}\right) \frac{d i_{p}}{d t}  \tag{8}\\
\left(i_{d}-i_{c h}\right) & \approx\left(C_{d s}\left(v_{d s}\right)+C_{g d}\left(v_{d g}\right)+C_{g^{\prime} d^{\prime}(e)}+C_{d^{\prime} s^{\prime}(e)}\right) \frac{d v_{d s}}{d t} \\
& \approx\left(C_{o s s(e q)}\left(v_{d g}, v_{d s}\right)\right) \frac{d v_{d s}}{d t} \tag{9}
\end{align*}
$$

Equations (7), (8) and (9) together describe the dynamics of Stage II with $v_{g s}, v_{d s}$ and $i_{p}$ being the state variables. Finite difference method (FDM) is employed to solve the coulpled dynamics. This stage ends when $i_{p}$ reaches the load current $I_{0} . t_{I I}$ and $E_{I I}$ (given by (5)) denotes the time period and actual energy loss during this mode,. At the end of Stage II, $v_{g s}=V_{g s I I}, i_{p}=I_{0}$ and $v_{d s}=V_{d s I I}$.
3) Stage III (Intermediate period): After $i_{d}$ reaches $I_{0}$, the SiC Schottky diode becomes reverse-biased and its voltage $v_{D}$ begins to increase (see Stage III in Fig. 5(a)). $v_{d s}$ drops from its initial value $V_{d s I I}$. SiC MOSFET is in the saturation region and $i_{c h}$ evolves according to (1c). All the state variables start changing appreciably, and the gate and the power loop are fully coupled.

The equivalent circuit of this stage is shown in Fig. 7. (7)(9) together with (10) approximately describe the dynamics of this stage. These form a set of coupled nonlinear differential equations in the state variables $v_{g s}, v_{d s}, v_{D}$ and $i_{p}$ and hence, solved using FDM. This stage ends when $i_{p}$ reaches its peak or $\left(d i_{p} / d t\right)=0$. $E_{I I I}$ represents the switching loss incurred in this mode. At the end of Stage III, $v_{g s}=V_{g s I I I}$ and $v_{d s}=$ $V_{d s I I I}$.

$$
\begin{equation*}
i_{p}=I_{0}+\left(C_{D}\left(v_{D}\right)+C_{D(e)}\right) \frac{d v_{D}}{d t} \tag{10}
\end{equation*}
$$

4) Stage IV (Voltage-fall period): During this stage, $v_{g s}$ remains almost constant to $V_{g s I I I}$. The MOSFET $Q$ still operates in the saturation and $i_{c h}$ which follows (1c) also stays constant at $I_{c h}^{*} . v_{d s}$ starts to fall sharply from its initial value $V_{d s I I I}$ (see Stage IV in Fig. 5(a)). In this stage, $i_{g}^{\prime} \ll i_{p}$ and $v_{D} \approx V_{d s}-v_{d s}$ as the drop across the inductances $L_{d}, L_{s}$ and


Fig. 8: $C_{e q(Q)}$ vs $v_{d s}$ and $C_{Q}$
$L_{p}$ are small compared to $v_{d s}$ and $v_{D}$. Also, $v_{d g}, v_{d g^{\prime}} \approx v_{d s}$ as $v_{d s}$ is significantly higher than $v_{g s}$.

$$
\begin{align*}
I_{0} & \approx I_{c h}^{*}+C_{e q(Q)}\left(v_{d s}\right) \frac{d v_{d s}}{d t}  \tag{11}\\
C_{Q} & =\frac{1}{\left(V_{d s I I I}-V_{T}\right)} \int_{V_{T}}^{V_{d s I I I}} C_{e q(Q)}\left(v_{d s}\right) d v_{d s} \tag{12}
\end{align*}
$$

Fig. 7 also shows the equivalent circuit of Stage IV. Using the aforementioned approximations in (9) and (10), we obtain (11) where $C_{e q(Q)}\left(v_{d s}\right)=$ $\left.\left(C_{o s s(e q)}\left(v_{d g}, v_{d s}\right)+C_{D}\left(V_{d c}-v_{d s}\right)+C_{D(e)}\right)\right)$. Note: $C_{e q(Q)}\left(v_{d s}\right)$ remains constant most of this mode's duration (see Fig. 8) and hence, it can replaced by an equivalent charge related capacitance $C_{Q}$ which is defined as (12). As a result of these approximations, closed form expressions of $v_{d s}(t), t_{I V}$ and hence, $E_{I V}$ (loss incurred in this stage) can be obtained (see (13), (14) and (15) respectively). This stage ends when the SiC MOSFET enters into ohmic region.

$$
\begin{align*}
v_{d s} & \approx V_{d s I I I}+\frac{I_{0}-I_{c h}^{*}}{C_{Q}}  \tag{13}\\
t_{I V} & \approx\left(\frac{V_{d s I I I}-V_{T}}{I_{c h}^{*}-I_{0}}\right) C_{Q}  \tag{14}\\
E_{I V} & \approx \frac{1}{2}\left(V_{d s I I I}+V_{T}\right) I_{c h}^{*} t_{I V} \tag{15}
\end{align*}
$$

Total switching energy loss during the turn-on switching transition is given as $E_{o n}=\left(E_{I I}+E_{I I I}+E_{I V}\right) .(d i / d t)$ and $(d v / d t)$ are calculated using $\left(I_{0} / t_{I I}\right)$ and $\left(V_{d s I I I} / t_{I V}\right)$, respectively.

## B. Turn-off analytical model

Similar to the turn-on switching transition, turn-off switching transient can be divided into three stage: 1) Stage $V$ (turnoff delay period), 2) Stage VI (Voltage-rise period) and 3) Stage VII (Current-fall period) as shown in Fig. 9.

1) Stage $V$ - Turn-off delay period: Turn-off switching transient begins when negative gate signal of strength $V_{E E}$ is applied to the MOSFET and it enters into Stage V. $v_{g s}$ reduces from its initial value of $V_{G G}$. The MOSFET is in the ohmic region and $i_{c h}$ has non-linear functional dependence on $v_{g s}$ and $v_{d s}$ (see (1b)). In this stage, power loop state variables $v_{D}$ and $i_{p}$ are assumed to remain constant at their respective initial values $\left(V_{d c}-v_{d s(o n)}\right)$ and $I_{0}$. A coupled dynamics of the gate and the power loop is considered to obtain the accurate initial conditions for the following stages [4]. Effect of $L_{s}$ is neglected.


Fig. 9: Turn-off Simulation waveforms


Fig. 10: Stage V Equivalent Circuit
Fig. 10 shows the equivalent circuit of this stage. $v_{d g}<0$ for the most of the Stage V and $C_{g d}$ is given by (2a). Applying KCL at the nodes $g$ and $d$ and by using the approximation that $\left(d v_{d g^{\prime}} / d t\right) \approx\left(d v_{d g} / d t\right)$, we obtain the equations (16) and (17). Here, $\tau_{1}=\left(R_{g}\left(C_{g s}+C_{g d}\left(v_{d g}\right)\right)+R_{g(e)} C_{g^{\prime} d^{\prime}(e)}\right)$, $\tau_{2}=\left(R_{g} C_{g d}\left(v_{d g}\right)+R_{g(e)} C_{g^{\prime} d^{\prime}(e)}\right),\left(C_{\text {oss }(e q)}\right)=C_{d s}\left(v_{d s}\right)+$ $C_{g d}\left(v_{d g}\right)+C_{g^{\prime} d^{\prime}(e)}+C_{d^{\prime} s^{\prime}(e)}$ and $C_{g d(e q)}=C_{g d}\left(v_{d g}\right)+$ $C_{g^{\prime} d^{\prime}(e)}$. The dynamics of this stage is approximately governed by two state variables $v_{g s}$ and $v_{d s}$. Finite difference method is used for solving this stage. Stage V ends when the SiC MOSFET enters the saturation region.

$$
\begin{gather*}
V_{G G} \approx \tau_{1} \frac{d v_{g s}}{d t}+v_{g s}-\tau_{2} \frac{d v_{d s}}{d t}  \tag{16}\\
\left(i_{d}-i_{c h}\right) \approx\left(C_{o s s(e q)}\right) \frac{d v_{d s}}{d t}-C_{g d(e q)} \frac{d v_{g s}}{d t} \tag{17}
\end{gather*}
$$

2) Stage VI - Voltage-rise period: This stage starts when the MOSFET enters saturation region. $i_{c h}$ solely depends on $v_{g s}$ during this stage and it falls sharply. Gate and power circuit are fully coupled. Similar to Stage III, Fig. 7 also represents the equivalent circuit of this stage. Coupled non-linear equations

TABLE I: Extracted parameter values of SiC MOSFET (C3M0075120K) and SBD (C4D10120A) pair

| $V_{t h}$ <br> $(\mathrm{~V})$ | $K_{p}$ <br> $\left(\mathrm{~A} / \mathrm{V}^{2}\right)$ | $K_{f}$ | $\theta$ <br> $(1 / \mathrm{V})$ | $P_{v f}$ | $R_{g(i)}$ <br> $(\Omega)$ | $C_{g s}$ <br> $(\mathrm{nF})$ | $k_{1}$ <br> $(\mathrm{nF})$ | $k_{2}$ <br> $(\mathrm{~V})$ | $k_{3}$ | $V_{T}$ <br> $(\mathrm{~V})$ | $k_{4}$ <br> $(\mathrm{nF})$ | $k_{5}$ <br> $(\mathrm{~V})$ | $k_{6}$ <br> $(\mathrm{nF})$ | $k_{7}$ <br> $(\mathrm{~V})$ | $k_{10}$ <br> $(\mathrm{nF})$ | $k_{11}$ <br> $(\mathrm{~V})$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4.5 | 3.4 | 2.0588 | 0.00 | 0.2 | 9 | 1.39 | 0.55 | 0.6 | 0.4 | 12 | 0.22 | 0.25 | 1.1281 | 1.6 | 0.7535 | 1.7 |

containing state variables $v_{g s}, v_{d s}, v_{D}$ and $i_{p}$ approximately represents the time evolution of this stage (see (7)-(10)). Based on the values of $I_{0}$ and $R_{g(e)}$, two different scenarios can occur. For low values of $I_{0}$ and/or $R_{g(e)}, i_{c h}$ collapses to zero during Stage VI (voltage rise period) (see Fig. 9(a)), whereas for high $I_{0}$ and/or $R_{g(e)}$, $i_{c h}$ sustains during Stage VI (see Fig. 9(b)). However, the first scenario is common for TO-247-4 packaged devices due to the small value of $L_{s}$. As a result, turn-off switching losses reduces significantly.
3) Stage VII - Current-fall period: As stated in the previous subsection, this stage exists when $I_{0}$ and/or $R_{g(e)}$ are sufficiently high. The diode $D$ is forward-biased and both $i_{c h}$ and $i_{p}$ start falling sharply. Similar to the current-rise period (Stage II), gate and power circuit are fully coupled during this stage and the (7)-(9) governs this stage's dynamics. This stage ends when $v_{g s}$ reaches $V_{t h}$ and the SiC MOSFET enters into cut-off region. $E_{V I I}$ denotes the switching loss of this stage.
Total switching energy loss during the turn-off switching transition is given as $E_{o f f}=\left(E_{V}+E_{V I}+E_{V I I}\right) .(d i / d t)$ and $(d v / d t)$ are calculated as $\left(I_{V I} / t_{V I I}\right)$ and $\left(V_{d s V} / t_{V I}\right)$, respectively.

## IV. Simulation and Experimental Results

Double pulse test (DPT) based experiments are performed to obtain the switching dynamics of the TO-247-4 packaged SiC MOSFET and SBD pair. Fig. 11 shows the experimental setup for the DPT. C3M0075120K (1200V, 32A) and C4D10120A (1200V, 33A) from Wolfspeed/CREE was used as the SiC MOSFET and SiC SBD respectively. The device-related parameters of the SiC MOSFET and SiC SBD extracted from their respective datasheets are provided in Table I. Gate driver voltage levels are $V_{G G}=15 \mathrm{~V}$ and $V_{E E}=-5 \mathrm{~V}$. External circuit parasitics were obtained from measurement [8] and are given as $L_{d}=10 n H, L_{s}=0.25 n H, L_{p}=25 n H$, $C_{g^{\prime} d^{\prime}(e)}=9 p F, C_{d^{\prime} s^{\prime}(e)}=60 p F$ and $C_{D(e)}=40 p F$. DPT experiments were conducted at $V_{d c}=800 \mathrm{~V}$ and for three values of $R_{g(e)}(2.5 \Omega, 7.5 \Omega, 15 \Omega)$ and three values of $I_{0}(10 \mathrm{~A}$, 20A, 30A). Note: The devices were tested at room temperature $\left(\approx 25^{\circ} C\right)$.
$v_{g^{\prime} s^{\prime}}(t), v_{d^{\prime} s^{\prime}}(t)$, and $i_{p}(t)$ are important waveforms for the characterization of the switching dynamics. Passive probe TPP1000 (10x, 1GHz), high voltage probe P5100A (100x, $500 \mathrm{MHz})$ and coaxial current shunt SSDN-414-10 (100m $\Omega$, $2 \mathrm{GHz})$ were used for the measurement of $v_{g^{\prime} s^{\prime}}(t), v_{d^{\prime} s^{\prime}}(t)$, and $i_{p}(t)$ respectively. Mixed Signal Oscilloscope MDO3104 $(1 \mathrm{GHz}, 5 \mathrm{Gs} / \mathrm{s})$ was used to capture the signals. Deskew and calibration fixture (067-1686-00) was used to match the propagation delay between the voltage and current probes before the experiment.


Fig. 11: DPT setup

## A. Validation of Behavioral Model

The behavioral model presented in Section II is validated through the DPT results in this subsection. The model was implemented in MATLAB/Simulink using the Simscape library. In Fig. 12(a), $v_{d^{\prime} s^{\prime}}, i_{p}$ and $v_{g^{\prime} s^{\prime}}$ waveforms obtained from the DPT and simulation of the behavioral model are superimposed for the turn-on switching transitions. Similarly, Fig. 12(b) shows the comparison for the turn-off switching transition. A close agrement between the simulation and experiment are observed. The same observation also holds true for other operating conditions. This validates our behavioral model and also verifies the correctness of the parameters used in the simulation.

## B. Verification of the Proposed Analytical Model

In this section, the analytical model presented in Section III is verified by using the validated behavioral model as the benchmark.

1) Actual Loss Comparison: In fig. 13(a) actual turn-on switching energy loss ( $E_{o n}$ ) obtained from the analytical model and the behavioral model are compared. Comparison of the actual turn-off switching energy loss $\left(E_{o f f}\right)$ is presented in Fig.13(b). It can be observed that analytical model can predict the actual switching loss with good accuracy. Also, turn-on switching loss for TO-247-4 packaged devices can be observed to be significantly higher than the turn-off switching loss.
2) Switching loss comparison among DPT, simulation and analytical methods: Experimental loss (6) obtained from DPT is compared with the actual loss obtained from behavioral and the analytical methods. The validated behavioral model is taken as the benchmark as it can give the actual loss (5). The switching losses during the turn-on and the turn-off transitions obtained from the three methods are plotted against the load current $I_{0}$ in Fig. 14 (a) and (c) respectively. Their percentage error plot is given in Fig. 14(b) and (d) respectively. It can be observed that both analytical model and DPT has similar performance. Whereas analytical model results in slight overesstimation of the turn-on loss, DPT slightly underestimates


Fig. 12: Comparison of behavioral model with experiment - (a) Turn-on Switching dynamics (b) Turn-off Switching dynamics


Fig. 13: Analytical model validation - Actual switching Energy Loss Comparison
it. On the other hand, high discrepancy is observed in the estimation of the turn-off switching loss by the DPT. This is due collapse of the channel current to during Mode VI (voltage-rise period) which cannot be accounted in the DPT.
3) ( $d i / d t$ ) and ( $d v / d t$ ) comparison: Turn-on and turnoff $(d i / d t)$ obtained using behavioural simulation, analytical model and experiment are compared in Fig. 15(a) and (b), respectively. Whereas, the turn-on $(d i / d t)$ is observed to have strong correlation with the external gate resistance $R_{g(e)}$, turnoff $(d i / d t)$ shows a weak dependence on $R_{g(e)}$. This is due to the collapse of $i_{c h}$ during the voltage-rise period (turn-off transition) for most of the operating conditions for TO-2474 packaged devices. As a result, switching speed of the SiC MOSFET is no longer controlled by the gate circuit.

Fig. 15(c) and (d) presents a comparison of the turn-on and the turn-off $(d v / d t)$ obtained using behavioural simulation, analytical model and experiment. It can be observed that both the turn-on and the turn-off $(d v / d t)$ has a weak dependence on $R_{g(e)}$. Also, turn on $(d v / d t)$ remains almost invariant with

(a)

(b)

(d)

Fig. 14: Illustration on the error in switching loss estimation from DPT
$I_{0}$ whereas the turn-off $(d v / d t)$ increases with $I_{0}$.

## V. Comparison of TO-247-4 and TO-247-3 DEVICES

Experimental comparison of the SiC MOSFET in TO-247-4 package (C3M0075120K) and in TO-247-3 package (C3M0075120D) is presented in this section. Fig. 16(a) and (b) respectively shows the comparison of the turn-on switching loss $E_{o n}$ and turn-off switching loss $E_{o f f}$. It can be observed that both $E_{o n}$ and $E_{o f f}$ of TO-247-4 packaged devices are smaller than their TO-247-3 packaged counterpart and the difference increase with higher gate resistance. Comparison of $(d i / d t)$ and $(d v / d t)$ rates during the turn-on and turn-


Fig. 15: Analytical model validation - Comparison of $d i / d t$ and $d v / d t\left[V_{d c}=800 \mathrm{~V}, I_{0}=20 \mathrm{~A}\right]$


Fig. 16: Comparison of TO-247-3 and TO-247-4 devices: (a) $E_{o n}(\mathrm{~b}) E_{o f f}$
off transitions are shown in Fig. 17. It can be observed that both the turn-on and the turn-off $(d i / d t)$ and $(d v / d t)$ of TO-247-4 packaged devices are significantly higher than the TO-247-3 counterpart. Also, difference in turn-on $(d i / d t)$ and ( $d v / d t$ ) between the two packages is observed to reduce with external gate resistance. It is worthwhile to note that switching dynamics of TO-247-3 packaged devices approach their TO-247-3 counterpart with the increase in gate resistance due to slower switching transitions.

## VI. Conclusion

In this paper, an analytical switching transient model of terminal SiC MOSFET (TO-247-4 package) and SBD pair using datasheet parameters and external circuit parasitics is presented. This model is derived from the behavioral model. The proposed model considers the nonlinearity in the device current and capacitance characteristics and estimates $(d v / d t)$, $(d i / d t)$, and actual switching loss. The behavioral simulation and experiment for 1.2 kV SiC MOSFET and SBD pair validates the proposed model.

Unlike TO-247-3 packaged SiC MOSFETs, there can be significant difference between drain and channel current during current-rise period (Stage II) of TO-247-4 packaged devices. As a result, substantial drop in the drain-source voltage of


Fig. 17: Comparison of TO-247-3 and TO-247-4 devices: (a)

$$
(d i / d t)_{o n} \text { (b) }(d v / d t)_{o n} \text { (c) }(d i / d t)_{o f f} \text { (d) }(d v / d t)_{o f f}
$$

the SiC MOSFET is observed and the gate and the power loop becomes fully coupled. Also, during turn-off, channel current collapses to zero during voltage-rise period for most of the operating conditions resulting in significantly lower turnoff switching losses. Moreover, TO-247-4 devices have lower switching loss compared to similarly rated TO-247-3 device and faster $(d v / d t)$ and $(d i / d t)$ rates due to reduced value of common source inductance in case of TO-247-4 devices.

## REFERENCES

[1] C. D. Fuentes, S. Kouro, and S. Bernet, "Comparison of 1700-v sicmosfet and si-igbt modules under identical test setup conditions," IEEE Transactions on Industry Applications, vol. 55, no. 6, pp. 7765-7775, 2019.
[2] Wolfspeed, "Fast charging ev with the latest 1kv 3rd generation sic mosfet," John Mookken, (2016).
[3] H. Li, X. Zhao, K. Sun, Z. Zhao, G. Cao, and T. Q. Zheng, "A non-segmented pspice model of sic mosfet with temperature-dependent parameters," IEEE Transactions on Power Electronics, vol. 34, no. 5, pp. 4603-4612, 2019.
[4] S. K. Roy and K. Basu, "Analytical model to study hard turn-off switching dynamics of sic mosfet and schottky diode pair," IEEE Transactions on Power Electronics, vol. 36, no. 1, pp. 861-875, 2021.
[5] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting sic mosfet behavior under hard-switching, soft-switching, and false turn-on conditions," IEEE Transactions on Industrial Electronics, vol. 64, no. 11, pp. 9001-9011, 2017.
[6] Y. Li, Y. Zhang, Y. Gao, S. Du, and J. Liu, "Switching characteristic analysis and application assessment of sic mosfet with common source inductance and kelvin source connection," IEEE Transactions on Power Electronics, p. (Early Access), 2021.
[7] R. S. Krishna Moorthy, B. Aberg, M. Olimmah, L. Yang, D. Rahman, A. N. Lemmon, W. Yu, and I. Husain, "Estimation, minimization, and validation of commutation loop inductance for a $135-\mathrm{kw}$ sic ev traction inverter," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 1, pp. 286-297, 2020.
[8] S. K. Roy and K. Basu, "Measurement of important circuit parasitics for switching transient analysis of sic mosfet and schottky diode pair," in 2019 IEEE Energy Conversion Congress and Exposition (ECCE), 2019, pp. 1948-1952.
[9] -, "Analytical estimation of turn on switching loss of sic mosfet and schottky diode pair from datasheet parameters," IEEE Transactions on Power Electronics, vol. 34, no. 9, pp. 9118-9130, 2019.

