# A Zero-Current-Switched PWM Full Bridge DC-DC Converter 

Anirban Pal<br>Department of Electrical Engineering, Indian Institute of Science, Bangalore<br>Bangalore-560012, India<br>anirbanp@iisc.ac.in

Kaushik Basu<br>Department of Electrical Engineering,<br>Indian Institute of Science, Bangalore<br>Bangalore-560012, India<br>kbasu@iisc.ac.in


#### Abstract

In this paper a full bridge isolated DC-DC converter is proposed where the active switches are zero-current-switched (ZCS) for the entire range of operation. The proposed converter is targeted for high voltage, high power applications where input side bridge employs insulated gate bipolar field effect transistors (IGBT) and zero voltage turn OFF (ZVS) can not be fully realised due to tail current of the IGBT. The input side bridge has three half-bridge legs followed by two high frequency transformers. Net output of the transformers are fed to a diode bridge feeding a resistive load through a LC filter. In contrast to the conventional phase shifted full bridge converter (PSFB), during the zero state (when there is no active power transfer from input to output), current does not circulate in the input bridge as well as in the transformers. Also the converter has low duty cycle loss. Thus the converter is suitable for the applications with wide output voltage variation as well. The proposed circuit also ensures soft commutation of the diode bridge rectifier. The converter operation principle is discussed. A 1.5 kW prototype is built and tested. Key experimental results are presented to verify the operation.


Index Terms-Full bridge, DC-DC converter, zero voltage switching (ZVS), zero current switching (ZCS), IGBT

## I. Introduction

Full bridge DC-DC converter based on phase-shift modulation (PSFB) is widely used in medium power range (few kW to few tens of kW ) for its attractive features like achieving zero voltage switching (ZVS) of primary bridge switches at rated load using device capacitance and transformer leakage, high utilization of the transformer, soft-commutation of the diode bridge. But the problems associated with the conventional PSFB are 1) limited and narrow ZVS range. 2) A large inductance in series with the transformer is needed to increase the ZVS range which results in increased voltage stress of secondary diodes and large duty cycle loss. 3) At very light load or no load, ZVS of primary switches can not be maintained. 4) The free-wheeling current in transformer and primary bridge in zero state increases power loss.

In literature, several techniques are proposed to resolve these problems. In [1], two additional switches and one inductor is used in the primary to achieve ZVS over entire load range. An auxiliary resonant circuit consists of two inductors and one capacitor connected between two poles of the primary bridge is proposed in [2] to extend the ZVS range. In [3]-[5], two transformer based solutions are reported. In [3], transformer
magnetising inductor helps to increase ZVS range. In [4], two transformers, two capacitors and one inductor are used in the primary bridge. The stored energy in the auxiliary inductor helps to achieve ZVS in low load operation.

Several active [6] and passive [7]-[12] snubbers are reported in literature to reset the transformer current to zero during zero state to improve the conduction loss of the converter. In [6] a switch in series with a capacitor is used in the secondary after the rectifier. At the beginning of a zero state, the switch is turned ON and the capacitor voltage is applied from secondary to reset the transformer current. In [7], a DC blocking capacitor is used in series with the transformer primary. The capacitor voltage helps to reset the winding current during zero state. In [8]-[12], additional diodes and capacitors are employed in the secondary to reset the primary current. In all of the cases, the reset time depends on the magnitude of the capacitor voltage. High capacitor voltage helps to reset the current quickly but increase the voltage stress on semiconductor devices. Reset of primary current helps to achieve zero current switching (ZCS) of the primary devices.

Zero current switched (ZCS) full bridge converters are widely reported in literature [6], [13], [14]. ZCS techniques are suitable for high power converters where IGBTs are commonly used. Because of its tail current complete ZVS turn OFF can not be achieved [13], [14]. [13] employes an active snubber in the secondary to achieve ZCS of the primary switches. In [14], the primary is a current fed full bridge where active switched capacitor snubber is used.

In this paper a novel ZCS full bridge isolated DC-DC converter with two transformers is presented. An auxiliary halfbridge leg is used in the primary. The proposed topology can be used for applications requiring wide variation of the output voltage. The converter topology with the proposed modulation scheme has following features. (a) The primary full-bridge is zero current switched (ZCS). The auxiliary switches are turned ON with zero current (ZCS) and turned OFF with zero voltage (ZVS). The proposed topology is suitable for high power converters with IGBT modules. (b) ZCS is independent of output load variation. The converter is soft-switched for entire range of operation. (c) The converter has low duty cycle loss compared to conventional ZVS PSFB converter, (d) In the zero state, the converter has no circulating current in the
primary bridge as well as in the transformers. To reset the transformer currents the input DC voltage is used. It does not require additional capacitances and hence avoids associated voltage stress. (e) The modulation ensures soft commutation of secondary diode bridge resulting in reduced loss.

The organisation of this paper is as follows. Section II presents the modulation strategy of the converter. Steady state operation and soft-switching process are discussed in section III. The key experimental results verifying the converter operation are presented in section IV.

## II. Proposed converter and modulation strategy

The proposed DC-DC converter is shown in Fig. 1a. In the input side, the converter has full-bridge structure $\left(S_{1}-S_{4}\right)$ along with an auxiliary half-bridge leg $\left(S_{X}-S_{Y}\right)$. The converter has two high frequency transformers (HFT), $T r_{1}$ and $T r_{2}$ with turns ratios $1: n$ and $1: 2 n$ respectively. The secondary windings are series connected and feeding a fullbridge rectifier as seen in Fig. 1a. The output of the rectifier is connected to a resistive load through a $L C$ filter.

The switch pairs $S_{1}-S_{2}$ and $S_{3}-S_{4}$ are complementary switched with a dead time between their gating signals. The gating signals of $S_{1}$ and $S_{4}\left(G_{S_{1,4}}\right)$ are square waves with duty ratio 0.5 and period $T_{s}$, as seen in Fig. 1b. The gating signals of $S_{2}$ and $S_{3}, G_{S_{2,3}}=\bar{G}_{S_{1,4}}$. A unipolar sawtooth carrier with period $\frac{T_{s}}{2}$ is compared with the voltage reference signal $d(t)$ to generate the gating signals of $S_{X}$ and $S_{Y}$ as shown in Fig. 1b. The magnitude of the reference signal, $D$, varies between $[0,1]$. The modulation scheme applies a high frequency AC voltage $v_{a b}$ with voltage levels $\pm n V_{d c}$ and 0 , at the input of the secondary rectifier. The high frequency AC is rectified by the secondary diode bridge $D_{1}-D_{4}$. The rectifier output voltage, $v_{P Q}$, is shown in Fig. 1b. $v_{P Q}$ has voltage levels $n V_{d c}$ and 0 . By applying, volt-second balance across the filter inductor $L_{f}$, output voltage $V_{o}$ is given by (1).

$$
\begin{equation*}
V_{o}=n D V_{d c} \tag{1}
\end{equation*}
$$

## III. STEADY STATE OPERATION AND ANALYSIS

In this section, the steady state operation of the converter is analysed considering primary bridge device parasitic capacitance $C_{s}$ and transformer leakage inductances. $L_{l k s_{1}}$ and $L_{l k s_{2}}$ are the leakage inductances of $T r_{1}$ and $T r_{2}$ respectively seen from the transformer secondary terminals and $L_{l k s}=$ $L_{l k s_{1}}+L_{l k s_{2}}$. For the ease of analysis, the output current of the secondary diode bridge $I_{L}$ is considered to be ripple free over a switching cycle $\left(T_{s}\right)$ and is modelled as current sink. What follows is a detailed discussion of the converter switching process over one half of the switching cycle, $T_{s}$. The operation in the other half cycle is similar. Switching waveforms are shown in Fig. 3a.

## A. Mode 1 ( $t_{0}<t<t_{1}$, Fig. 2)

In this interval the switches $S_{1}, S_{4}$ and $S_{Y}$ are ON. Hence, the applied primary voltages are $v_{A N}=V_{d c}$ and $v_{B N}=0$.

From the transformer relationship and applying KCL at node $N$ following equations can be obtained.

$$
\begin{align*}
& i_{A}+i_{B}+i_{N}=0 \\
& i_{A}=n i_{S} \\
& i_{B}=-2 n i_{S}  \tag{2}\\
& v_{T_{1}}=n v_{A N} \\
& v_{T_{2}}=2 n v_{B N}
\end{align*}
$$

$i_{A, B}$ are the transformer primary currents and $i_{S}$ is the secondary current. $v_{T_{1}}$ and $v_{T_{2}}$ are secondary voltages of $T r_{1}$ and $T r_{2}$ respectively (Fig. 2). In this mode, the rectifier input voltage and current are given in (3).

$$
\begin{align*}
& v_{a b}=v_{T_{1}}-v_{T_{2}}=n V_{d c} \\
& i_{S}=I_{L} \tag{3}
\end{align*}
$$

Diodes $D_{1}, D_{4}$ are conducting $I_{L}$. Active power is transferred from source to load.

## B. Mode $2\left(t_{1}<t<t_{4}\right)$

This mode starts at $t_{1}$, when $S_{Y}$ is turned OFF. Mode 2 has three sub-modes as follows.

1) Mode $2 a\left(t_{1}<t<t_{2}\right.$, Fig. 4): After $t_{1}, i_{B}$ starts charging the capacitance $\left(C_{s}\right)$ of $S_{Y}$ and discharging the capacitance of $S_{X}$. Due to $C_{s}$, voltage rise across $S_{Y}$ is slow and which helps to achieve ZVS turn OFF of $S_{Y}$. The equivalent circuit is shown in Fig. 3b. The primary currents are $i_{A}=n I_{L}$ and $i_{B}=-2 n I_{L}$. The voltage across $S_{Y}$, seen from secondary, can be expressed as (4), where $C_{s}^{\prime}=\frac{C_{s}}{4 n^{2}}$.

$$
\begin{equation*}
v_{S_{Y}}^{\prime}=\frac{I_{L}}{2 C_{s}^{\prime}}\left(t-t_{1}\right) \tag{4}
\end{equation*}
$$

At $t_{2}$ when $v_{S_{Y}}^{\prime}$ rises to $n V_{d c}$, this sub-mode ends.
2) Mode $2 b$ ( $t_{2}<t<t_{3}$, Fig. 5): After $t_{2}$ when $v_{S_{Y}}^{\prime}>n V_{d c}$, the polarity of the effective voltage applied across $L_{l k s}$ is changed (becomes negative). $D_{2}$ and $D_{3}$ are forward biased. Hence the transformer secondary terminals $a b$ are shorted by the diode bridge. The load current $I_{L}$ freewheels through the diode bridge. The equivalent circuit is shown in Fig. 3c. Applying Kirchhoff's laws, following circuit equations are derived.

$$
\begin{align*}
& v_{S_{Y}}^{\prime}=n V_{d c}+\omega_{r} L_{l k s} I_{L} \sin \omega_{r}\left(t-t_{2}\right) \\
& i_{A}=n i_{S}=n I_{L} \cos \omega_{r}\left(t-t_{2}\right)  \tag{5}\\
& i_{B}=-2 n i_{S}=-2 n I_{L} \cos \omega_{r}\left(t-t_{2}\right)
\end{align*}
$$

Where $\omega_{r}=\frac{1}{\sqrt{2 L_{l k s} C_{s}^{\prime}}}$. At $t_{3}$ when $v_{S_{Y}}^{\prime}=2 n V_{d c}$, this submode ends. The capacitance across $S_{Y}$ is charged to $V_{d c}$ and the capacitance across $S_{X}$ is completely discharged.
3) Mode $2 c$ ( $t_{3}<t<t_{4}$, Fig. 6): The anti-parallel diode of $S_{X}$ is forward biased and starts conducting. The applied primary voltages are $v_{A N}=V_{d c}$ and $v_{B N}=V_{d c}$. The

(a)

(b)

Fig. 1: (a) Proposed DC-DC converter, (b) Gating signals of the primary switches.


Fig. 2: Circuit configuration in Mode 1.
equivalent circuit is shown in Fig. 3d. The winding currents $i_{A, B, S}$ are changed linearly in this interval.

$$
\begin{align*}
& i_{S}=i_{S}\left(t_{3}\right)-\frac{n V_{d c}}{L_{l k s}}\left(t-t_{3}\right) \\
& i_{A}=n i_{S}=n i_{S}\left(t_{3}\right)-\frac{n^{2} V_{d c}}{L_{l k s}}\left(t-t_{3}\right)  \tag{6}\\
& i_{B}=-2 n i_{S}=-2 n i_{S}\left(t_{3}\right)+\frac{2 n^{2} V_{d c}}{L_{l k s}}\left(t-t_{3}\right)
\end{align*}
$$

This results in soft commutation of secondary diodes (see Fig. 3a). At $t_{4}$, the winding currents become zero and this mode ends.

## C. Mode $3\left(t_{4}<t<t_{5}\right.$, Fig. 7)

In the beginning of this mode, the circuit starts resonating with zero initial current. The device capacitances of $S_{X, Y}$ and the transformer leakage inductances take part in the resonance. Due to lossy components of the practical circuit this oscillation dies down quickly and $i_{A, B, S}$ become zero. As the switches $S_{1}$ and $S_{4}$ are kept ON, the transformer voltage $v_{T_{1}}=n V_{d c}$. At steady state $v_{T_{2}}$ has to be $n V_{d c}$ to maintain $i_{S}=0$. And thus $v_{B N}$ settles to $\frac{V_{d c}}{2}$. At steady state, transformer voltage equation is given by (7).

$$
\begin{equation*}
v_{a b}=\left(n v_{A N}-2 n v_{B N}\right)=0 \tag{7}
\end{equation*}
$$

The load current free wheels through the secondary diode bridge only. The primary bridge and the transformers do not conduct in this state. No active power is transferred from source to load.

## D. Mode $4\left(t_{5}<t<t_{8}\right)$

This mode begins at $t_{5}$ when $S_{1}$ and $S_{4}$ are turned OFF. This mode has three sub modes as follows.

1) Mode $4 a\left(t_{5}<t<t_{6}\right.$, Fig. 8): The turn OFF $S_{1}$ and $S_{4}$ are zero current (ZCS) transitions as $i_{A}=i_{B}=i_{N}=0$. The voltage distribution remain same as in Mode 3 (as all pole currents are zero in the primary) i.e. $S_{2,3}$ keep blocking $V_{d c}$ and $S_{X, Y}$ block $\frac{V_{d c}}{2}$.
2) Mode $4 b\left(t_{6}<t<t_{7}\right)$ : At $t_{6}, S_{2}, S_{3}$ and $S_{X}$ are turned ON ideally with zero currents (ZCS). But the parasitic capacitances across the devices discharge through these devices quickly, results in some loss. As we have not use any external capacitances, this loss is restricted to small value.
3) Mode 4c ( $t_{7}<t<t_{8}$, Fig. 9): The equivalent circuit is shown in Fig. 3e. The primary applied voltages are $v_{A N}=$ $-V_{d c}$ and $v_{B N}=0$. The secondary transformer terminal $a b$ are still shorted through the diode bridge. $i_{S}$ builds up in the opposite direction as per (8).

$$
\begin{equation*}
i_{S}=-\frac{n V_{d c}}{L_{l k s}}\left(t-t_{7}\right) \tag{8}
\end{equation*}
$$

In the diode bridge current transfer between $D_{1,4}$ to $D_{2,3}$ happens linearly. Linear commutation of diode bridge is shown in Fig. 3a. This mode ends at $t_{8}$ when $i_{S}=-I_{L}$. The diodes $D_{1,4}$ are reverse biased.

Then the circuit enters into next mode shown in Fig. 10. In this mode $S_{2}, S_{3}$ and $S_{X}$ are ON. The applied primary voltages are $v_{A N}=-V_{d c}$ and $v_{B N}=0$. In the secondary the rectifier input voltage, $v_{a b}=-n V_{d c}$. Secondary diodes


(b)

(d)

(c)

(e)
(a)

Fig. 3: (a) Switching waveforms over $T_{s}$ considering circuit parasitics. Equivalent circuit in- (b) Mode 2a, (c) Mode 2b, (d) Mode 2c and (e) Mode 4c.


Fig. 4: Circuit configuration in Mode 2a.


Fig. 5: Circuit configuration in Mode 2b.
$D_{2}, D_{3}$ are forward biased and carry load current $I_{L}$. This is an active state where power flows from input to output and this state is equivalent to Mode 1 . Thereafter the converter evolves through similar set of modes in the same order as discussed


Fig. 7: Circuit configuration in Mode 3.


Fig. 8: Circuit configuration in Mode 4a.
above with other symmetrical switches and diodes.
Neglecting the transition times, the above switching process applies an average voltage over $T_{s}$ across $P Q, \bar{v}_{P Q}=n D V_{d c}$ which is the desired DC output voltage, $V_{o}$ (see Fig. 3a).


Fig. 6: Circuit configuration in Mode 2c.


Fig. 9: Circuit configuration in Mode 4c.


Fig. 10: Circuit configuration in next Mode 1.


Fig. 11: Experimental results- (a) transformer currents, (b) ZCS transitions of $S_{1}-S_{2}$, (c) transformer primary voltages, (d) diode bridge output.

## IV. Experimental results

The modulation strategy and switching process of the proposed converter are experimentally verified in a 1.5 kW hardware prototype. Table I presents the operating condition. 1200 V, 75 A SEMIKRON IGBT modules SKM75GB123D

TABLE I: Operating condition

| DC input $\left(V_{d c}\right)$ | 350 V |
| :---: | :---: |
| Output voltage $\left(V_{o}\right)$ | 120 V |
| Output power $\left(P_{o u t}\right)$ | 1.5 kW |
| HFT turns ratio $(n)$ | $2 / 3$ |
| Switching frequency $\left(f_{s}=\frac{1}{T_{s}}\right)$ | 20 kHz |

are used in the primary bridge. MEE 75-12DA, IXYS fast recovery diode modules are used in the diode bridge. To drive the IGBT modules, optically isolated gate drivers, ACPL 339J, with driving voltage level $\pm 15 \mathrm{~V}$, are used. The switching frequency is 20 kHz . A 600 ns dead-time is provided between two IGBTs of a half-bridge leg. Ferrite core (E 80/38/20) HFTs with turns ratio 51:34 and 51:68 are used. The leakage inductances of the transformers seen from primary are in the order of $6-8 \mu \mathrm{H}$. Xilinx Zynq- 7000 SoC control platform is used to implement the modulation strategy and to generate gating signals of the IGBTs. key experimental results are presented in Fig. 11.

Fig. 11a shows the transformer primary currents, $i_{A}, i_{B}$ and the secondary current $i_{S}$. As discussed in section III and shown in Fig. 3a, in zero state transformer winding currents are zero. Hence, unlike the conventional phase shifted full bridge converter, there is no power loss in the primary half bridge legs and in the transformer during the zero state.

Fig. 11b shows the ZCS turn OFF of $S_{1}$ and ZCS turn ON of $S_{2}$. As seen from the figure, the gating signal of $S_{1}, v_{G E, S_{1}}$ is removed when the pole current $i_{A}=0$. Which also indicates that the switch current is zero during the turn OFF transition of $S_{1}$ and hence the turn OFF loss of the IGBT due to long tail current is avoided here.

As seen from Fig. 11b, the gating signal of $S_{2}, v_{G E, S_{2}}$ is applied and collector-emitter voltage $v_{C E, S_{1}}$ falls to zero. The pole current $i_{A}$ then slowly rises to the steady state value, $n I_{L}=8.33 \mathrm{~A}$. Hence $S_{2}$ is turned ON with zero current.

Transformer primary voltages, $v_{A N}$ and $v_{B N}$ are shown in Fig. 11c. $v_{A N}$ has voltage levels $\pm 350 \mathrm{~V}$. $v_{B N}$ has voltage levels $\pm V_{d c}= \pm 350 \mathrm{~V}, \pm \frac{V_{d c}}{2}= \pm 175 \mathrm{~V}$ and 0 . This result verifies the operation of the primary bridge and matches with the analytical waveforms presented in Fig. 3a.

Output voltage $V_{o}$, output current $I_{L}$ and the pole voltage $v_{P Q}$ are shown in Fig. 11d. The output voltage $V_{o}$ is ripple free with magnitude $120 \mathrm{~V} . I_{L}$ has low ripple with average value $12.5 \mathrm{~A} . v_{P Q}$ has voltage levels $n V_{d c}=233.3 \mathrm{~V}$ and 0 .

## V. Conclusion

This paper demonstrates a novel full bridge isolated DCDC converter topology. The converter employs one auxiliary half bridge leg and an additional transformer to achieve the following goals. The zero current (ZCS) turn ON of all active
switches of the primary bridge are ensured. ZCS turn OFF of the switches in two legs are achieved. The auxiliary leg switches are turned off with zero voltage. ZCS turn OFF mitigates the turn OFF loss of the IGBTs due to long tail current. The auxiliary leg and the transformer reset the primary winding currents during zero state. Hence, the primary bridge and the transformers do not incur any loss during zero state. The ZCS of the switches are achieved over full range of converter operation without using large series inductances in series with the transformer windings. This results in low duty loss compared to a conventional PSFB with large series inductance to support wide ZVS range. A Detailed discussion on converter operation showing different switching modes is presented. Key experimental results are given to verify the operation of the proposed converter.

## REFERENCES

[1] J. G. Cho, J. A. Sabate, and F. C. Lee, "Novel full bridge zero-voltage-transition pwm dc/dc converter for high power applications," in Applied Power Electronics Conference and Exposition, 1994. APEC'94. Conference Proceedings 1994., Ninth Annual. IEEE, 1994, pp. 143149.
[2] A. Safaee, P. Jain, and A. Bakhshai, "A zvs pulsewidth modulation fullbridge converter with a low-rms-current resonant auxiliary circuit," IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 4031-4047, 2016.
[3] G.-B. Koo, G.-W. Moon, and M.-J. Youn, "Analysis and design of phase shift full bridge converter with series-connected two transformers," IEEE Transactions on power electronics, vol. 19, no. 2, pp. 411-419, 2004.
[4] M. Borage, S. Tiwari, S. Bhardwaj, and S. Kotaiah, "A full-bridge dc-dc converter withzero-voltage-switching overthe entire conversion range," IEEE Transactions on Power Electronics, vol. 23, no. 4, pp. 1743-1750, 2008.
[5] I.-O. Lee and G.-W. Moon, "Soft-switching dc/dc converter with a full zvs range and reduced output filter for high-voltage applications," IEEE Transactions on Power Electronics, vol. 28, no. 1, pp. 112-122, 2013.
[6] J.-G. Cho, C.-Y. Jeong, and F. C. Lee, "Zero-voltage and zero-currentswitching full-bridge pwm converter using secondary active clamp," IEEE Transactions on Power Electronics, vol. 13, no. 4, pp. 601-607, 1998.
[7] J.-G. Cho, J. A. Sabate, G. Hua, and F. C. Lee, "Zero-voltage and zero-current-switching full bridge pwm converter for high-power applications," IEEE Transactions on Power Electronics, vol. 11, no. 4, pp. 622-628, 1996.
[8] J.-G. Cho, J.-W. Baek, C.-Y. Jeong, and G.-H. Rim, "Novel zero-voltage and zero-current-switching full-bridge pwm converter using a simple auxiliary circuit," IEEE Transactions on Industry Applications, vol. 35, no. 1, pp. 15-20, 1999.
[9] E.-S. Kim, K.-Y. Joe, M.-H. Kye, Y.-H. Kim, and B.-D. Yoon, "An improved soft-switching pwm fb dc/dc converter for reducing conduction losses," IEEE Transactions on Power Electronics, vol. 14, no. 2, pp. 258-264, 1999.
[10] J.-G. Cho, J.-W. Baek, C.-Y. Jeong, D.-W. Yoo, and K.-Y. Joe, "Novel zero-voltage and zero-current-switching full bridge pwm converter using transformer auxiliary winding," IEEE Transactions on Power Electronics, vol. 15, no. 2, pp. 250-257, 2000.
[11] E.-S. Kim and Y.-H. Kim, "A zvzcs pwm fb dc/dc converter using a modified energy-recovery snubber," IEEE Transactions on Industrial Electronics, vol. 49, no. 5, pp. 1120-1127, 2002.
[12] X. Wu, X. Xie, J. Zhang, R. Zhao, and Z. Qian, "Soft switched full bridge dc-dc converter with reduced circulating loss and filter requirement," IEEE Transactions on Power Electronics, vol. 22, no. 5, pp. 1949-1955, 2007.
[13] J. Zhang, X. Xie, X. Wu, G. Wu, and Z. Qian, "A novel zero-currenttransition full bridge dc/dc converter," IEEE transactions on power electronics, vol. 21, no. 2, pp. 354-360, 2006.
[14] X. Zhang, H. S.-h. Chung, X. Ruan, and A. Ioinovici, "A zcs full-bridge converter without voltage overstress on the switches," IEEE Transactions on Power Electronics, vol. 25, no. 3, pp. 686-698, 2010.

